Browsing by Author Celinski, P.

Showing results 1 to 4 of 4
TitleAuthor(s)???itemlist.dc.contributor.advisor??????itemlist.dc.contributor.editor??????itemlist.dc.contributor.titulacion???Issue Date???itemlist.dc.identifier.doi??????itemlist.dc.source??????itemlist.dc.description.sjr??????itemlist.dc.description.sjrq??????itemlist.dc.description.jcr??????itemlist.dc.description.jcrq???TypePreview
Complementary neu-GaAs structureCelinski, P.; López, J. F. ; Al-Sarawi, S.; Abbott, D.200010.1049/el:20000384Electronics Letters[ISSN 0013-5194],v. 36, p. 424-4250,931Q2Artículo
Novel extension of neu-MOS techniques to neu-GaAsCelinski, P.; Abbott, D.; Al-Sarawi, S. F.; López, J. F. 2000Microelectronics Journal[ISSN 0026-2692],v. 31, p. 577-5820,608Q2Artículo
Low power, high speed, charge recycling CMOS threshold logic gateCelinski, P.; López, J. F. ; Al-Sarawi, S.; Abbott, D.200110.1049/el:20010742Electronics Letters[ISSN 0013-5194],v. 37, p. 1067-10690,97Q2Artículo
Compact parallel (m,n) counters based on self-timed threshold logicCelinski, P.; López, J. F. ; Al-Sarawi, S.; Abbott, D.200210.1049/el:20020438Electronics Letters[ISSN 0013-5194],v. 38, p. 633-6351,542Q1Artículo