



Numerical simulation and compact modelling of AlGaIn/GaN HEMTs with mitigation of SHEs by substrate materials

Raúl Rodríguez^{*,1}, Benito González¹, Javier García¹, Fetene M. Yigletu², José M. Tirado³, Benjamín Iñiguez², and Antonio Nunez¹

¹ IUMA, Universidad de Las Palmas de Gran Canaria, Campus Universitario de Tafira, 35017, Las Palmas de G.C., Spain

² Departament d'Enginyeria Electrònica, Elèctrica i Automàtica, Universitat Rovira i Virgili, 43007, Tarragona, Spain

³ Department of Electrical, Electronic, Control, and Communications Engineering, University of Castilla-La Mancha, 45071, Toledo, Spain

Keywords AlGaIn/GaN HEMTs, self-heating effects, substrate materials, numerical simulation, compact modelling.

* Corresponding author: rrodriguez@iuma.ulpgc.es, Phone: +034 928 451 244, Fax: +034 928 451 083

In this paper DC characteristics of an AlGaIn/GaN on sapphire high-electron mobility transistor (HEMT) are measured, numerically simulated, and modelled accounting for self-heating effects (SHEs), with the main electrical parameters being extracted. Decomposing the transistor thermal resistance into the buffer and substrate components, our study can be easily extended to other substrate materials. Thus, sapphire is substituted with silicon, molybdenum, and

SiC, which reduce current-collapse due to SHEs thanks to their considerably higher thermal conductivity, which improves transistor performance. Furthermore, we implement a compact model available for AlGaIn/GaN HEMTs, incorporating the temperature dependence of extrinsic source/drain ohmic resistances, which are numerically evaluated for the different substrates.

1 Introduction The well-known advantages of GaN-based heterostructures allow electronic and optical devices to work in high temperature/frequency/power applications under saturated radiation environments [1]. However, self-heating effects (SHEs) due to the temperature rise in the 2-DEG channel heavily degrade the operation efficiency of these devices [2, 3].

Substrates with a high thermal conductivity are desirable in high-electron mobility transistors (HEMTs) [4], because most of the internal heat is spread out through the substrate [5]. Sapphire has been the main substrate used in optical GaN-based devices. However, advancements in technological manufacturing processes have allowed alternative materials, with better thermal conductivity, to be employed in the high power electrical application [6, 7]. That is why an increasing effort from the microelectronics community to model AlGaIn/GaN-based HEMTs is being witnessed, paying attention to heating effects [8–12]. Proper handling of heat is a key issue in device development and in device modelling for design and manufacture. Moreover several questions on behaviour and reliability need still to be answered.

In this paper, AlGaIn/GaN HEMT samples grown on sapphire are firstly considered, and their structure is described in Section 2, where the measurement methodology is also exposed, as well as the different data extracted from measurements. Furthermore, DC characteristics of the HEMTs are numerically reproduced with ATLAS (from Silvaco) and modelled in the circuit simulator ADS (from Keysight), through the industry standard modelling language for analog circuits Verilog-A, with the compact model developed in [8], incorporating the temperature dependence of source/drain ohmic contacts. The impact of the use of substrate materials – sapphire, silicon (Si), molybdenum (Mo), and SiC – on SHEs is numerically investigated and modelled in Section 3. Finally, we present our conclusions in Section 4.

2 AlGaIn/GaN on sapphire HEMTs In this section we characterise, experimentally and numerically, the DC performance of AlGaIn/GaN on sapphire HEMTs. Furthermore, the drain current is modelled incorporating the temperature dependence of extrinsic source/drain ohmic resistances, which are numerically evaluated.




Figure 1 (a) AlGaIn/GaN on sapphire HEMTs structure (not to scale). (b) Equivalent thermal resistance, R_{th} , at the bottom of the structure.

2.1 Structure The AlGaIn/GaN HEMTs structure used in this study, the layer stack of which is shown in Fig. 1(a), was grown through the [0001] direction (wurtzite) on 330- μm -thick sapphire. It consists of a 3- μm -thick GaN buffer and a 19-nm-thick $\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}$ barrier, unintentionally doped. The 2-DEG concentration in the channel is modulated by a Schottky gate, which is 2- μm -long and 150- μm -wide.

The HEMTs layout (typical for microwave design, also valid for DC performance) is shown in Fig. 1(a). Source and drain terminals are 4 μm and 10 μm distanced, respectively, from the gate borders, with a donor concentration of 10^{20} cm^{-3} extended down to the GaN channel.

2.2 Measurements All measurements have been performed at the ISOM-UPM lab. For the C - V characteristics, previously to metallization processing, a mercury microprobe with an area of $4.24 \times 10^{-3} \text{ cm}^2$ and the HP41992A-LF Multi-Frequency Capacitance Measurement Unit were used. Measured capacitances at 50 kHz for gate biases, V_{gs} , ranging from -6 V to 0 V , are shown with crosses in Fig. 2. The corresponding electron profile, n , evaluated as $n = (C^3 / q\epsilon) \cdot dV / dC$ [13], is also represented in Fig. 2 with crosses; when n is integrated over depth, a $1.2 \times 10^{13} \text{ cm}^{-2}$ 2-DEG concentration results.

DC characteristics have been measured within a KARL-SUSS Probe Station, with DC parametric probes and the HP4145B Semiconductor Device Analyser. Output characteristics, with the drain to source voltage, V_{ds} , up to 15 V, are shown in Fig. 3 for -2 V , -1 V , and 0 V gate biases. Notice the current-collapse due to SHEs for high current levels and that the knee voltage is less than 4.0 V, which shows the excellent nature of the ohmic contacts.

Furthermore, pinch-off characteristics are appropriate with a threshold voltage of -3 V , obtained from the




Figure 2 C - V characteristics (left axis) and electron profile against the depth from the AlGaIn top surface (right axis). Measured and simulated data are represented with crosses and solid lines, respectively.

measured transfer characteristics in linear region as the gate bias intercept of the extrapolation of drain current, at the point of the maximum transconductance (8.3 mS/mm for $V_{ds} = 0.1 \text{ V}$) [14].

2.3 Numerical simulation Numerical simulations have been performed with ATLAS [15]. First, in order to reproduce the DC HEMTs response, the electron profile through heterojunctions must be established. For that purpose, accounting for the piezoelectric and spontaneous polarizations, as in [16], the measured C - V characteristics are fitted as shown in Fig. 2 with a solid line, incorporating 10^{18} cm^{-3} and 10^{14} cm^{-3} N-type doping concentration in the barrier and buffer layers, respectively, and establishing a work function of 5.7 eV for the Schottky gate.




Figure 3 SappHire HEMTs output characteristics. Measured, simulated, and modelled data are represented with crosses, solid lines, and dashed lines, respectively; V_{gs} (V) = -2 , -1 , and 0 .



Table 1 Mobility parameters for the GaN buffer and Al_{0.3}Ga_{0.7}N barrier.

	GaN	Al _{0.3} Ga _{0.7} N
v_{sat} ($\times 10^7$ cm/s-K)	1.91	1.12
ϵ_c (kV/cm)	221	365
n_1	7.20	5.32
n_2	0.79	1.04
ξ	6.20	3.23
μ_{max} (cm ² /V-s)	950	100
α	1.5	1.5

From the different trapping effects, dislocations, or surface states which could alter the transistor DC response, the most relevant are the ones located at the free AlGa_N surface [17]. Thus, we found that assuming an 86% of the ideal polarisation charge at the free AlGa_N surface, the total polarisation charge at the AlGa_N/GaN heterojunction can be incorporated, and a proper electron concentration profile in buffer under the gate, represented in Fig. 2 with a solid line, results.

The resulting simulated electron concentration profile after integration, predicts a 10^{13} cm⁻² 2-DEG concentration, which is slightly inferior to that obtained from measurements, but high enough for numerical simulation purposes [18]. The electron concentration deviation observed deep in the buffer (see Fig. 2), can then be attributed to AlN interlayers and/or traps not incorporated in this work [17], which have a little or even negligible impact on DC characteristics. Fully quantifying all these contributions is still an open problem in the literature.

Thus, DC characteristics are considered next as in GaAs-based HEMTs [19, 22], excluding thermionic field emission modelling at the interface between the barrier and buffer layers, to avoid numerical divergence.

In our AlGa_N/GaN HEMTs, the gate length (2 μm) is long enough for using a drift-diffusion scheme [19]. Furthermore, we select the following nitride specific field dependent mobility model [15, 20], with appropriate negative differential mobility due to inter-valley transfer at high electric fields [21],

$$\mu = \frac{\mu_o + v_{\text{sat}} \frac{\epsilon^{-n_1-1}}{\epsilon_c^{n_1}}}{1 + \xi \left(\frac{\epsilon}{\epsilon_c} \right)^{n_2} + \left(\frac{\epsilon}{\epsilon_c} \right)^{n_1}} \quad (1)$$

where ϵ represents the electric field (ϵ_c being the critical field [11]), v_{sat} is the saturation velocity, n_1 , n_2 , and ξ are extracted parameters from Monte Carlo data in [20], and μ_o stands for the low-field electron mobility, which is temperature dependent as follows:

$$\mu_o = \mu_{\text{max}} \left(\frac{T_1}{300} \right)^{-\alpha}, \quad (2)$$

with T_1 representing the lattice temperature, and μ_{max} the low-field electron mobility at room temperature, $T_1 = 300$ K; α models the lattice temperature degradation of μ_o .

The mobility parameters (with the exception of μ_{max}) are the ones used by default in ATLAS [15], being material composition dependent in the case of Al_{0.3}Ga_{0.7}N; values for μ_{max} reported in [17], where our measured HEMTs were also investigated, are consistent with the nature of the barrier and the 2-DEG channel. It has been possible to incorporate these values in the numerical simulations by making use of the 86% assumption of the ideal polarisation charge at the free AlGa_N surface. All mobility parameters, for the Al_{0.3}Ga_{0.7}N barrier and GaN buffer, are summarised in Table 1.

Self-heating is well known to affect device performance in high power conditions (*i.e.* our case). As mentioned previously, in the case of HEMTs most of the heat is spread down from the channel towards the substrate [23, 24]. Therefore, for numerical simulation purposes, the substrate and nearly the entire GaN buffer (except a necessary region to establish the 2-DEG channel) can be substituted by an equivalent thermal resistance, R_{th} , as Fig. 1(b) shows, at the bottom of the simulated structure.

An 18×10^3 K/W- μm normalised thermal resistance is derived for the sapphire HEMTs, from the temperature rise per watt measured in [25] with similar devices. As our HEMT is 150 μm wide, its thermal resistance, $R_{\text{th-sapphire}}$, equals 120 K/W.

Fig. 3 shows the resulting simulated output characteristics (with solid lines) obtained for our HEMTs, with the gate biases considered, showing a 9.1% maximum relative error with respect to measured data (for $V_{\text{gs}} = 0$ V); on average, the global relative error is only 3%.

2.4 Compact modelling The drain current of the AlGa_N/GaN on sapphire HEMTs is modelled using the simple compact analytical model presented in [8], based on semiconductor physics. This compact model is developed from a unified charge control model, obtained from the band structure in the potential well, by considering the contribution of only the first energy level (assuming a triangular potential well), where a considerable part of the 2-DEG is located. This assumption allows the establishment of a simple relationship between the applied voltage and the charge carrier concentration, which in turn results in a simple analytical model for the drain current, while maintaining a good level of accuracy.

The contribution of the first energy level in the triangular quantum well, at the AlGa_N/GaN interface, results in the following accurate and simple unified charge control model for the electron density, n , in the 2-DEG:




Figure 4 R_s (left axis) and R_d (right axis) against average channel temperature increment for sapphire, SiC, and Si or Mo substrates (Si and Mo data are fully overlapped). Numerical data are represented with squares, triangles, and circles, and modelled data with solid, dotted, and dashed lines, respectively.

Table 2 Fitting parameters for R_s and R_d with substrates.

	Sapphire		Si/Mo		SiC	
	R_s	R_d	R_s	R_d	R_s	R_d
a (Ω)	8.1	56.4	15.6	43.6	15	44
b (Ω/K)	0.03	0.13	0	0.09	0	0.11
c (Ω/K^2)	-	1.4×10^{-4}	-	7.8×10^{-4}	-	1.7×10^{-3}

$$n = DV_{th} \ln \left[\exp \left(\frac{E_F - E_0}{V_{th}} \right) + 1 \right] \quad (3)$$

where D stands for the density of states, V_{th} is the thermal voltage, E_F represents the Fermi level, and E_0 is the position of the first energy level in the quantum well. Based on this, the drain current covering all the different operating regimes is given by:

$$I_{ds} = -\frac{q\mu_0 W}{L} \left[\frac{qd}{2\epsilon} (n_D^2 - n_S^2) + \frac{2}{5} \gamma_0 (n_D^{5/3} - n_S^{5/3}) + V_{th} (n_D - n_S) \right] \quad (4)$$

with n_S and n_D being the electron density in the 2-DEG at the source and drain terminals, respectively, W is the transistor width, L the channel length, ϵ is the dielectric permittivity of the barrier layer, d -thick, q represents the absolute electron charge, and γ_0 is a fitting parameter.

The compact model accounts for the 2-DEG channel current, including channel length modulation and short channel effects [8]. Therefore, model parameters for the low-field electron mobility are those used for GaN in numerical simulations.

However, in order to predict the current collapse in the saturation regime, the modelled saturation velocity, v_{sat}^m , which modulates the saturation drain voltage as $V_{sat} = v_{sat}^m V_{go} / (v_{sat}^m + (\mu_0 / 2L) V_{go})$ (see [8] for more details), incorporates the usual lattice temperature linear degradation [15] as follows,

$$v_{sat}^m = v_{sat,o} - v_{sat,d} (T_l / 300), \quad (5)$$

with $v_{sat,o}$ and $v_{sat,d}$ being fitting parameters ($1.19 \cdot 10^5$ cm/s and $4.3 \cdot 10^4$ cm/s, respectively). It can be mentioned, also, the fact that $v_{sat,d}$ accounts for the probable influence of the parasitic MESFET that appears in the device for $V_{gs} = 0$ V, which also helps in reducing the current collapse in the saturation regime.

The modelled temperature is being obtained iteratively as $\langle T_l \rangle_{i+1} = 300 + R_{th} I_{ds} (\langle T_l \rangle_i) \cdot V_{ds}$ ($i = 1, 2, 3, \dots$), with R_{th} being the HEMT thermal resistance; for each iteration the new temperature is calculated with (4), wherein I_{ds} is evaluated with the lattice temperature of the previous iteration. The process is repeated until convergence is achieved, with the mobility (2), saturation velocity (5) and (through the thermal voltage) inversion charge (3) temperature dependences.

Extrinsic source/drain ohmic resistances, R_s and R_d , are decisive for the DC performance evaluation of HEMTs. If the device temperature is raised, the electron mobility in the channel degrades [6], and a proportional increase in channel resistance, related to the source/drain resistances, is expected. Thus, the voltage drop in R_s and R_d modifies, respectively, the source-gate and gate-drain potentials, in a way that the conductive path for electrons is being pinched off. Consequently, the saturation drain current is reduced.

We have extracted from numerical data the temperature increment dependence of source/drain ohmic resistances in sapphire HEMTs, which is represented in Fig. 4 with squares. A second-order polynomial is enough to fit this dependence (represented in Fig. 4 with solid lines), that is $R_{s,d} \cong a + b \langle \Delta T_l \rangle + c \langle \Delta T_l \rangle^2$, where $\langle \Delta T_l \rangle$ stands for the average channel temperature increment for the compact model; fitting parameters, a , b , and c , for sapphire HEMTs are indicated in Table 2.

Introducing the temperature dependent source/drain ohmic resistances in the compact model (drain to source voltage is $I_{ds}(R_s + R_d)$ reduced, and gate to source voltage is $I_{ds}R_s$ risen), we obtain the modelled output characteristics of Fig. 3 (with dashed lines), showing a 5.3% maximum relative error with respect to measured data (for $V_{gs} = 0$ V); on average, the global relative error is only 3.7%.

3 Mitigation of SHEs varying substrate materials Once numerical simulations and modelling of the sapphire HEMTs DC characteristics have been successfully validated, the impact of SHEs, when the substrate material is varied, is analysed with ATLAS as

follows. For that purpose, technological dependent parasitic effects such as trapping, dislocations, or surface




Figure 5 Output characteristics (left axis) and $\langle \Delta T \rangle$ (right axis) vs. drain voltage for sapphire, SiC, and Si or Mo substrates (Si and Mo data are fully overlapped). Numerical data are represented with squares, triangles, and circles, and modelled data with solid, dotted, and dashed lines, respectively; $V_{gs} = 0$ V.

Table 3 DC numerical performance parameters with substrates.

Substrate	$T_{l,max}$ (K)	$\langle T \rangle_{max}$ (K)	$I_{ds,max}/W$ (mA/mm)	g_m (mS/mm)
Sapphire	467	435	239	86
Si/Mo	381	357	262	118
SiC	357	332	267	120

states, are assumed to contribute similarly to the measured HEMTs for deriving similar 2-DEG concentration, threshold voltage, and (temperature dependent) electron mobility in buffer and barrier layers. In our case this includes the use of similar passivation layers on top of the barrier, and similar terminal layout.

3.1 Device thermal resistance In relation to the device thermal resistances, two different strategies are usually employed to evaluate them: a thermal circuit approach [9, 12], or a simple fitting parameter to reproduce SHEs [8]. We propose a new physics-based but simple methodology to estimate substrate thermal resistance, and its contribution to the global device thermal resistance, as follows.

When sapphire is substituted with Si in the measured HEMTs, with identical thickness, the device thermal resistance, R_{th-Si} , is reduced by a quarter [25], resulting in 30 K/W. Then, accounting for the particular contribution of buffer and substrate layers, $R_{th-sapphire}$ and R_{th-Si} can be expressed as:

$$\left. \begin{aligned} R_{th-sapphire} &\approx R_{GaN} + R_{sapphire} \\ R_{th-Si} &\approx R_{GaN} + R_{Si} \end{aligned} \right\} \quad (6)$$

with R_{GaN} , $R_{sapphire}$, and R_{Si} standing for the constituting thermal resistance of the GaN buffer, sapphire substrate, and Si substrate, respectively. Then, solving (6) with $R_{sapphire} \approx k_{Si-300} R_{Si} / k_{sapphire-300}$ ($k_{sapphire-300}$ and k_{Si-300} being the sapphire and Si thermal conductivities at room temperature, 0.24 W/cm-K and 1.48 W/cm-K, respectively), the following is obtained:

$$R_{Si} \approx \frac{(R_{th-sapphire} - R_{th-Si}) k_{sapphire-300}}{k_{Si-300} - k_{sapphire-300}} = 17.4 \text{ K/W}, \quad (7)$$

$R_{sapphire} \approx R_{Si} k_{Si-300} / k_{sapphire-300} = 107.4 \text{ K/W}$, and $R_{GaN} \approx 30 - R_{Si} = 12.6 \text{ K/W}$.

For Mo substrate, with elemental thermal resistance $R_{Mo} \approx R_{Si} k_{Si-300} / k_{Mo-300} \approx 18.7 \text{ K/W}$ (k_{Mo-300} being the Mo thermal conductivity at room temperature, 1.38 W/cm-K), the device thermal resistance results $R_{th-Mo} \approx R_{GaN} + R_{Mo} = 31.3 \text{ K/W}$, which is nearly R_{th-Si} . Therefore, similar degradation by SHEs is expected with Si and Mo substrates, in both cases much lower than for the sapphire substrate.

In a similar way, for SiC substrate the device thermal resistance is $R_{th-SiC} \approx 20 \text{ K/W}$ (with a SiC thermal conductivity at room temperature, $k_{SiC-300}$, of 3.5 W/cm-K) [26].

3.2 DC numerical performance By employing the corresponding device thermal resistance, we obtain the numerical output characteristics of Fig. 5 for sapphire (with squares), SiC (with triangles), and Si or Mo (they overlap, with circles) substrates, for null gate bias to enhance SHEs, and the corresponding average channel temperature increment (within closed symbols), $\langle \Delta T \rangle$.

The resulting device peak temperature, $T_{l,max}$, and the maximum average channel temperature, $\langle T \rangle_{max}$, with $V_{ds} = 15$ V, are indicated in Table 3, where the maximum drain current density, $I_{ds,max}/W$, with higher drain biases for higher substrate thermal conductivities, is also exposed.

As expected, for Si, Mo and SiC substrates the current-collapse by self-heating is alleviated, with the maximum drain current density being around 10.9% superior to that for sapphire.

With Si or Mo the peak temperature and the corresponding average channel temperature are, respectively, 24 K and 25 K higher than with SiC, and 86 K and 78 K lower than with sapphire.

On the other hand, from numerical transfer characteristics the transconductance in the saturation region, g_m , with $V_{ds} = 15$ V and $V_{gs} = 0$ V, is also indicated in Table 3. Notice that g_m degrades significantly with sapphire, being around 33 mS/mm lower than with the rest of substrates.

Finally, it can be pointed out that for each substrate material considered self-heating degradation enhances considerably with multi-finger layout devices aiming at very high power operation. This problem could be alleviated with appropriate metallisation and form of the

terminals, trying to enhance additional heat flow paths, mainly through the gate and drain contacts. These topics




Figure 6 Simulated local channel temperature vs. channel position along the longitudinal direction, for the different substrates, is shown in lines. Circles represent the location of the borders of the gate, being solid at the drain side of the gate. The average channel temperature obtained with the model, accounting for SHEs, is shown in hollow triangles (a horizontal line has been added in this case to ease the comparison with the local temperature); $V_{gs} = 0 \text{ V}$ and $V_{ds} = 15 \text{ V}$.

will be investigated in future studies. Nevertheless they underline the importance of using appropriate substrates and assessing their limits.

3.3 Compact modelling The temperature increment dependency of extrinsic source/drain ohmic resistances with the substrates under study is determined as in Section 2.4, with sapphire. In Fig. 4 numerical data for SiC (with triangles), and Si or Mo (they overlap, with circles) are incorporated with those previously reported for sapphire. For the corresponding quadratic approximation of R_s and R_d (with the parameters of Table 2) dotted and dashed lines are used.

With all substrates the drain resistance is higher than the source resistance, particularly with sapphire, and increases with the average channel temperature (this dependence enhances also with sapphire). However, in comparison, the source resistances are practically constant. Thus, we are accounting for the particular contribution of terminals, source and drain, to the total extrinsic parasitic resistance, which is a more precise strategy than the one employed in [25], where R_s was extrapolated from the functional dependence of the source-drain resistance divided by 2 in a linear regime.

Our compact model has a universal application for GaN-based HEMTs (with different geometries, material compositions, and substrates), which has been

demonstrated in [12, 27–28], where measured output characteristics for different HEMTs were reproduced. Thus, incorporating the source/drain ohmic resistances with substrates into the compact model, we obtain the modelled output characteristics and the corresponding modelled temperature increment of Fig. 5 for sapphire (with solid line), SiC (with dotted line), and Si or Mo (they overlap with dashed line). The modelled drain current shows a 7.3% maximum relative error (for sapphire) with respect to numerical data; on average, the global relative error is 1.6%. On the other hand, the modelled temperature shows a 4% maximum relative error (for sapphire) with respect to numerical data; on average, the global relative error is 1.3%. Furthermore, the modelled temperature increment shows values according to those experimentally derived in [25] with sapphire and Si, and a similar drain to source voltage linear dependency to the one observed in [29] with sapphire and SiC.

We have also compared, for the sake of coherence, the simulated local temperature from source to drain in the intrinsic channel (see Fig. 6, where the horizontal position at the borders of the gate is shown with circles, which are solid by the drain side, and $V_{gs} = 0 \text{ V}$ and $V_{ds} = 15 \text{ V}$ to maximize SHEs) with the modelled temperature, $\langle T_1 \rangle$, which is plotted with hollow triangles. We found similar values for every substrate, within a relative error lower than 9%. In all cases the peak temperature takes place at the end of the channel, by the drain side, which is in accordance with [23, 24]. Furthermore, as expected, the average channel temperature decreases when the thermal resistance diminishes and, consequently, so does the thermal dissipated power (the drain current rises).

4 Conclusions A simple methodology to evaluate the thermal resistance of GaN-based HEMTs, when varying the substrate material, has been presented. Once DC measured characteristics of GaN-on-sapphire HEMTs are numerically set up, the impact of SHEs on the device performance when sapphire is substituted with Si, Mo or SiC is simulated. The expected degradation on drain current and transconductance as the substrate thermal conductivity diminishes has been confirmed and quantified, recognising the importance of using a suitable substrate for the manufacture of GaN-based HEMTs. In addition to this analysis, the temperature dependence of extrinsic source/drain ohmic contacts has been extracted numerically and implemented in a compact model with SHEs, reproducing successfully the numerical output characteristics for the substrates under study (within a 7.3% relative error), which is key in making accurate and reliable design kits available. Ongoing work deals with patterned and engineered substrates, using graded buffers and transferred and bonded layers, with multi-finger layout devices.



Acknowledgements This work was developed thanks to the Research Projects PCIN-2013-073, AGATE-325630-2 and TEC2011-28357-C02-02. Samples were developed and provided by ISOM-UPM.

References

- [1] M. A. Khan, M. S. Shur, Q. C. Chen, and J. N. Kuznia, *IEE Electronics Letters* **30**, 1175 (1994).
- [2] S. Dahmani, E. S. Mengistu, and G. Kompa, in: *Proceedings Microwave Integrated Circuits Conference* (2008), pp. 226–229.
- [3] S. Nuttinck, B. K. Wagner, B. Banerjee, S. Venkataraman, E. Gebara, and J. Laskar, *IEEE Trans. Microw. Theory Tech.* **51**, 2445 (2003).
- [4] D. Francis, J. Wasserbauer, F. Faili, D. Babic, F. Ejeckam, W. Hong, P. Specht, and E. Weber, in: *Proceedings CS Mantech Conference* (2007), pp. 133–136.
- [5] F. Sechi and M. Bujatti, *Solid-State Microwave High-Power Amplifiers* (Artech House inc., Norwood, 2009), p. 13.
- [6] J. Kuzmík, M. Tapajna, L. Valik, M. Molnar, D. Donoval, C. Fleury, D. Pogany, G. Strasser, O. Hilt, F. Brunner, and J. Wurfl, *IEEE Trans. on Electron Dev.* **61**, 3429 (2014).
- [7] O. Hartin and B. Green, in: *Proceedings IEEE Bipolar/BiCMOS Circuits and Technology Meeting* (2010), pp. 232–236.
- [8] F. M. Yigletu, S. Khandelwal, T. A. Fjeldly, and B. Iñiguez, *IEEE Trans. on Electron Dev.* **60**, 3746 (2013).
- [9] S. Khandelwal and T.A. Fjeldly, *Solid-State Electron* **76**, 60 (2012).
- [10] X. Cheng and Y. Wang, *IEEE Trans. on Electron Dev.* **58**, 448 (2011).
- [11] X. Cheng, M. Li, and Y. Wang, *Solid-State Electron* **54**, 42 (2010).
- [12] J. W. Lee, and K. J. Webb, *IEEE Trans. Microw. Theory Tech.* **52**, 2 (2004).
- [13] O. Ambacher, J. Smart, J. R. Shealy, N. G. Weimann, K. Chu, M. Murphy, W. J. Schaff, L. F. Eastman, R. Dimitrov, L. Wittmer, M. Stutzmann, W. Rieger, and J. Hilsenbeck, *J. Appl. Physics* **85**, 222 (1999).
- [14] A. Ortiz-Conde, F. J. García Sánchez, J. J. Liou, A. Cerdeira, M. Estrada, and Y. Yue, *Microelectronics Reliability* **42**, 583 (2002).
- [15] *ATLAS User Guide*, Silvaco (2012).
- [16] O. Ambacher, B. Foutz, J. Smart, J. R. Shealy, N. G. Weimann, K. Chu, M. Murphy, A. J. Sierakowski, W. J. Schaff, L. F. Eastman, R. Dimitrov, A. Mitchell, and M. Stutzmann, *J. Appl. Physics* **87**, 334 (2000).
- [17] J. M. Tirado, J. L. Sánchez-Rojas, and J. I. Izpura, *IEEE Trans. on Electron Dev.* **54**, 410 (2007).
- [18] S. Vitanov, *Simulation of High Electron Mobility Transistors*, PhD. Dissertation, Technological University of Wien (2010).
- [19] B. González, A. Hernández, J. García, J. del Pino, J. R. Sendra, and A. Nunez, *Semicond. Sci. Technol.* **19**, 648 (2004).
- [20] M. Farahmand, C. Garetto, E. Bellotti, K. F. Brennan, M. Goano, E. Ghillino, G. Ghione, J. D. Albrecht, and P. P. Ruden, *IEEE Trans. on Electron Dev.* **48**, 535 (2001).
- [21] J. M. Barker, D. K. Ferry, D. D. Koleske, and R. J. Shul, *J. Appl. Physics* **97**, 063705 (2005).
- [22] B. González and A. Hernández, *Semicond. Sci. Technol.* **22**, 385 (2007).
- [23] T. Sadi, R. W. Kelsall, and N. J. Pilgrim, *IEEE Trans. on Electron Dev.* **53**, 2892 (2006).
- [24] V. O. Turin and A. A. Balandin, *J. Appl. Physics* **100**, 054501 (2006).
- [25] J. Kuzmík, P. Javorka, A. Alam, M. Marso, M. Heuken, and P. Kordos, *IEEE Trans. on Electron Dev.* **49**, 1496 (2002).
- [26] C. Mion, J. Muth, E. Preble, and H. Danser, *Superlattices & Microstructures* **40**, 338 (2006).
- [27] Y. F. Wu, S. Keller, P. Kozodoy, B. P. Keller, P. Parikh, D. Kapolnek, S. P. Denbaars, and U. K. Mishra, *IEEE Electron Device Lett.* **18**, 290 (1997).
- [28] Y. F. Wu, B. P. Keller, P. Fini, S. Keller, T. J. Jenkins, L. T. Kehias, S. P. Denbaars, and U. K. Mishra, *IEEE Electron Device Lett.* **19**, 50 (1998).
- [29] F. A. Marino, N. Faralli, T. Palacios, D. K. Ferry, S. M. Goodnick, and M. Saraniti, *IEEE Trans. on Electron Dev.* **57**, 353 (2010).