



# Wide range fully integrated VCO with new cells-based varactor

## ABSTRACT

This paper presents a wide range LC voltage controlled oscillator with a unit cells-based varactor. The unit cell represents the minimum possible integrated varactor based on p-n junction diodes, where  $N^+$  diffusions are central rectangles, surrounded by doughnut shaped  $P^+$  diffusions, with their respective contacts. The varactors are designed using the AMS 0.35  $\mu\text{m}$  BiCMOS process. A physical model has been derived from the measurement of a set of eight fabricated varactors. Measurements indicate that the VCO oscillates in DVB-H standard, from 1.087 GHz to 2.032 GHz, with a 61% tuning range; the phase noise is -124 dBc/Hz at 1 MHz offset.

**Keywords:** VCO, capacitance model, PN varactor, BiCMOS.

## I. INTRODUCTION

RF communication systems demand better and cheaper devices [1] with lower power consumption and higher data transfer rates. There are modules, for example VCOs, which are important in many radio frequency applications as transceivers for wireless communication [2].

VCOs are oscillators in which the output frequency depends on an applied external voltage. Electronic systems, which require a source of variable frequency used for clock and data recovery, frequency synthesis, and other applications, utilize these subsystems. These circuits are particularly important in PLLs, used for clock generation and synchronization [3]. For the implementation of these circuits silicon based technologies are used, like SiGe or BiCMOS [4].

One of the most widely used architectures for high frequency is the LC oscillator [5]. LC oscillators are based on the parallel resonance of an inductor and a capacitor. Usually, a negative resistance configuration is used to compensate tank losses, and consequently maintain the oscillation. To convert the oscillator in a VCO, the most common technique is to replace the capacitor with a varactor. The phase noise of LC-tuned oscillators is much better than other configurations, because they use the band pass characteristic of the LC-tank to reduce it. Other types of oscillators, like ring oscillators, suffer from switching effects and can introduce noise in the power supply, causing a worse phase noise than LC-tuned oscillators [6].



Normally, integrated varactors implemented by MOS capacitors (MOSVAR) or p-n junction diodes (JVAR) are usually by-product devices from a standard fabrication process, which is originally for CMOS transistors [7]. Integrated varactors can be implemented in several ways [8,9]. The choice of one of them will depend on the application. The keys to this choice are the  $Q$ -factor and the tuning range. Thus, the  $Q$ -factor in p-n junction diodes (JVARs) is significantly superior to that in MOS capacitors (MOSVARs), primarily due to a lower resistance, whereas the tuning range,  $C_{max}/C_{min}$ , is lower [7].

The varactor quality factor, which is coupled along with the inductor  $Q$ -factor, will determine the VCO's phase noise and power consumption [10]. In order to design a fully integrated VCO, where the LC-tank is on chip, the varactors have been designed according to the tank requirements.


The organization of this paper is as follows. In Section II we describe the cell-based varactors, and their model is presented in Section III. A fully integrated VCO using 0.35  $\mu\text{m}$  SiGe technology is described in Section IV. The next section is devoted to the VCO measurement and results. Finally, the conclusions are given in Section VI.

## II. DESIGNED VARACTORS


PN-junction in JVARs is created by implanting  $P^+$  diffusions into N-wells. As they use electrons as majority carriers,  $Q$ -factors higher than those in  $N^+$  to P-wells junctions are expected. The JVARs' capacitance is associated with the depletion area between  $P^+$  diffusions and the well. The  $P^+$  substrate is usually connected to ground.

Varactor capacitance is strongly dependent on layout geometry, having a great impact on large size varactors. An efficient silicon area, to decrease the device cost, is obtained by reducing the size of the varactor [11]. Thus, layout geometry has been modified to develop some novel varactors which are different to those supplied by the foundry [12].

In order to obtain the required capacitance, the first step of our methodology is designing a unit cell. This unit cell represents the minimum possible integrated varactor. Its layout, whose area is  $12.9 \times 11.1 \mu\text{m}^2$ , is shown in Figure 1(a):  $N^+$  diffusions are central rectangles, surrounded by doughnut shaped  $P^+$  diffusions, with their respective contacts. In our case,  $N^+$  diffusions are deep enough to reach an  $N^+$  buried layer, according to Figure 1(b), diminishing the resistance of the device.



(a)



(b)

Figure 1. (a) Unit cell layout. (b) Unit cell layer structure.

Then, the varactors are made up of horizontal and vertically overlapping unit cells on  $P^+$  diffusions. As an example, Figure 2 illustrates a varactor with 42 unit cells.




Figure 2. Varactor layout.

### III. VARACTOR MODEL

Eight varactors based on cells have been designed and fabricated. They have been measured on-wafer by means of a Cascade Probe Station and Vector Network Analyzer (Agilent 8720ES). Then, a capacitive model has been generated. Figure 3 shows the resulting equivalent circuit of varactors.




Figure 3. Inductors, resistors and capacitors of varactor equivalent circuit.

The varactor used in our VCO has 90 unit cells. All model components are shown in Table I.

TABLE I. VALUES OF MODEL COMPONENTS.

Model component	Value	Model component	Value
$C_{j_1}$	1608.01 fF	$R_1$	0.54 $\Omega$
$C_{j_2}$	702.41 fF	$R_2$	0.97 $\Omega$
$C_{j_3}$	100.86 fF	$R_{j_1}$	2.87e16 $\Omega$
$C_{p_1}$	30 fF	$R_{j_2}$	1.21e14 $\Omega$
$C_{p_2}$	125 fF	$R_{j_3}$	8.46e14 $\Omega$
$C_s$	275.11 fF	$R_s$	15.84 $\Omega$
$L_1$	38 pH	$R_{pn}$	0.2589 $\Omega$
$L_2$	49 pH		

Junctions capacitances,  $C_{j_1}$ ,  $C_{j_2}$  and  $C_{j_3}$ , between P<sup>+</sup> diffusions and Nwell, substrate and N<sup>+</sup> buried layer, and Nwell and substrate respectively, have been modelled in [13] and are given by

$$C_{j_k} = \frac{C_{A_k} \cdot A_k + C_{P_k} \cdot P_k}{\sqrt{1 - \frac{V}{V_{bi_k}}}} \quad k = 1, 2, 3. \quad (5)$$

where  $C_{A_k}$  and  $C_{P_k}$  are the capacitances per unit area and perimeter length of the different junctions, with area  $A_k$  and perimeter  $P_k$ , and  $V_{bi_k}$  is the corresponding built-in voltage;  $V$  is the applied voltage from anode to cathode.

The inter-metal parasitic capacitances,  $C_{p_1}$  and  $C_{p_2}$ , and the substrate capacitance,  $C_s$ , linearly depends on the number of cells.

With respect to resistors,  $R_s$  models the parasitic effects due to the substrate,  $R_{pn}$  is the Nwell resistance, associated to the neutral region,  $R_{j_1}$ ,  $R_{j_2}$  and  $R_{j_3}$ , are the resistances of every depletion region in junctions, P<sup>+</sup> diffusions - Nwell, substrate - N<sup>+</sup> buried layer, and Nwell - substrate respectively, and  $R_1$  and  $R_2$  correspond to the resistances of interconnections on ports1 and 2.

The inductances are associated with metal interconnections on ports 1 and 2; and exponentially depend on the number of cells.

For all range of frequencies, figure 4 represents the measured (with symbols) and modelled (with lines) capacitances from port 1, and figure 5, those from port 2.




Figure 4. Capacitances from port 1 vs frequency of the selected varactor.




Figure 5. Capacitances from port 2 vs frequency of the same varactor.

The relative error between modelled and measured capacitances from both ports is less than 10% in any case, as shown in figure 6.  $C_{11}$  error is plotted with solid marks, and  $C_{22}$  error, open marks.





Figure 6. Error (%) between measured and modelled capacitances from both ports.

As the basic performance of the varactor, the tuning characteristic of the designed varactor is 33.48%. Figure 7 represents this varactor capacitance characteristic versus the variation of the voltage (from 0 to 3.3V) at 0.88 GHz. Q-factor varies from 40.17 to 75.57 at the same frequency.

Figure 7. Capacitances from port1 versus voltage.



To make a comparison between our varactors and those defined in technology kit has been included in RUN manufacturing two varactors: a own varactor and a library varactor with capacitances very similar, as shown in Figure 8. The tuning range is similar although slightly higher in the library, 31.03% versus 30.55%. Instead, the quality factor at a frequency of 0.88 GHz is higher in our varactor due to less resistance because of its lower area. All these parameters are given in Table II.

TABLE II. PARAMETERS OF VARACTORS.

Parameters	Own varactor	Library varactor
TR	30.55%	31.03%
$Q_{\min}$	58.14	97.84
$Q_{\max}$	110.46	183.89
Area ( $\mu\text{m}^2$ )	2120.4	1661.52




Figure 8. Capacitances from port1 versus voltage.

#### IV. DESIGNED VCO

To demonstrate the feasibility of the designed varactors, a VCO has been fabricated. The best inductor for the VCO tank is chosen with an automatic generation tool called IMODEL [14]. The simplified schematic of the VCO is shown in Figure 9. This oscillator uses an LC oscillator topology, integrating all components of the tank on chip. The VCO core uses a cross-coupled transistor pair to build up the negative resistance. A differential topology provides a more stable frequency versus supply voltage characteristic, and improves the immunity to load variations. A buffer amplifier was also added to provide additional isolation from load variations and to boost the output power.

The inductors are designed so that the quality factor is the optimal one for the frequency of interest [15], and the varactors have been selected according to our model (1,2). A voltage applied to the  $V_{TUNE}$  pin, which is connected to varactors, controls the VCO frequency.

Additionally, an array of switched capacitors is employed to increase the frequency range. It uses techniques like emitter degeneration, capacitor divider, and optimum bias for minimum noise to improve phase noise requirements and oscillation amplitude [16].

The layout of the VCO, which is shown in Figure 10, is designed with the greatest possible symmetry between the two branches of the differential circuit. In order to reduce the influence of gradients of dispersion in the performance of the VCO, the elements are placed matched with a common centroid technique [17].

The layouts are designed to reduce the circuit area as much as possible and to introduce the minimum degradation with connecting tracks.




Figure 9. VCO schematic.




Figure 10. VCO layout.





## V. MEASUREMENT RESULTS

Measurement of the VCO was carried out on-wafer with 35 GHz signal-ground-signal (SGS) probes, using a Cascade SUMMIT 9000 probe station with an optical microscope Olympus SZ-CTV, and the 26.5 GHz Agilent E4440A spectrum analyser with phase noise measurement personality.

Figure 11 shows the VCO tuning range and overlapping regions of the five sub-bands. VCO oscillates from 1087 MHz to 2032 MHz using only one core. The measured tuning range is 61% around 1.56 GHz, and the total chip area is 0.841 mm<sup>2</sup>.




Figure 11. VCO tuning range.

The obtained VCO spectrum is shown in figure 12, in it, the central frequency is 1087 MHz. In this case,  $V_{TUNE}$  pin is connected to 3.3V, equal than S1, S2, S3 and S4. (see figure 9).




Figure 12. VCO spectrum with a 500 MHz span.



As Figure 13 shows, offsets of  $-124$  dBc/Hz at 1 MHz and  $-108$  dBc/Hz at 100 KHz are obtained.




Figure 13. VCO measured phase noise for a 1087 MHz oscillation frequency.

Table III compares the performance of our VCO with other published integrated VCOs; it oscillates in the same band by means of a figure of merit ( $FoM$ ) according to the following formula:

$$FoM = 10 \cdot \log \left( \frac{f_{max} - f_{min}}{\Delta f} \right)^2 - 10 \cdot \log L(\Delta f) \quad (7)$$

where  $f_{max}$  and  $f_{min}$  are the maximum and minimum frequencies,  $\Delta f$  is the offset frequency, and  $L(\Delta f)$  is the phase noise at  $\Delta f$ .

As shown in Table II, the combination of low phase noise and tuning range give to our design a good classification, even better than [22], which uses a three-core VCO. The VCO with the best  $FoM$  [21] uses an external high  $Q$  inductor (it is not fully integrated).

TABLE III. COMPARISON WITH PUBLISHED WIDE-BAND VCOS

Author	L(1 MHz) dBc/Hz	Tuning range %	Band MHz	Technology $\mu\text{m}$	FoM dB	Type of varactor	Number of cores
This work	-124	61	1087–2032	BiCMOS 0.35	183.03	PN	Single core
[18]	-126.50	72.20	1150–2450	CMOS 0.18	188.78	MOS	Single core
[19]	-116	46	1340–2140	CMOS 0.35	174.01		Single core
[20]	-124	53.60	667–1156	CMOS 0.18	177.78	MOS	Single core
[21]	-131	63.11	900–1730	CMOS 0.18	189.38	MOS	Single core
[22]	-135	82.10	420–1005	BiCMOS 0.35	176.88	MOS	Three cores
[23]	-127	69	978–2010	CMOS 0.25	175.97	MOS	Single core



## VI. CONCLUSIONS

In this paper we have modelled new cells-based varactors. The varactors are p-n junction diodes, designed using the AMS 0.35  $\mu\text{m}$  BiCMOS process. A set of eight varactors has been fabricated and measured to test the varactors and validate the proposed physical model. One LC VCO was also fabricated and measured. The frequency range is from 1.087 GHz to 2.032 GHz, with a 61% tuning range, and the phase noise is  $-124$  dBc/Hz at 1 MHz offset. The proposed VCO exhibits a good  $FoM$  compared to other fully integrated VCOs operating in the same band.

## REFERENCES

- [1] L. Tiemeijer, R. Havens, R. de Kort, A. Scholten, R. van Langevelde, D. Klaassen, G. Sasse, Y. Bouttement, C. Petot, S. Bardy, D. Gloria, P. Scheer, S. Boret, B. Van Haaren, C. Clement, J.-F. Larchanche, I.-S. Lim, A. Duvallet, and A. Zlotnicka, "Record RF performance of standard 90 nm CMOS technology", IEDM Tech. Dig., 2004, pp. 441–444.
- [2] Q. Gu, RF System Design of Transceivers for Wireless Communications, Springer, 2005.
- [3] J. Craninckx and M. Steayert, "Low-noise voltage-controlled oscillators using enhanced LC-tanks", IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 42, no. 12, Dec. 1995, pp. 794–804.
- [4] L.E. Larson, M. Case, S. Rosenbaum, and D. Rensh, "Si/SiGe HBT technology for low cost monolithic microwave integrated circuits," in: Proc. 1996 International Solid State Circuits Conference, 1996, pp. 80–81.
- [5] H. Hegazy, K. Sharaf, and H.F. Ragai, "A comparative study of CMOS-based quadrature integrated LC VCO topologies", in: Proc. 45th IEEE International Midwest Symposium on Circuits and Systems, vol. 1, 2002, pp. 336–339.
- [6] A. Krall, "A 2.4 GHz CMOS frequency synthesizer", Integrated Circuits and Systems Laboratory UCLA, 1998.
- [7] Y.-J. Chan, C.-F. Huang, C.-C. Wu, C.-H. Chen, and C.-P. Chao, "Performance consideration of MOS and junction diodes for varactor application", IEEE Transactions on Electron Devices, vol. 54, no. 9, Sept. 2007, pp. 2570–2573.
- [8] E. Pedersen, "RF CMOS varactors for 2 GHz applications", Analog Integrated Circuits and Signal Processing, vol. 26, 2001, pp. 27–36.



- [9] J.H. Gau, R.T. Wu, S. Sang, C.H. Kuo, T.L. Chang, H.H. Chen, A. Chen, and J. Ko, “Gate assisted high-Q-factor junction varactor”, IEEE Electron Device Letters, vol. 26, no. 9, Sept. 2005, pp. 682–683.
- [10] J. Maget, M. Tiebout, and R. Kraus, “MOS varactors with n- and p-type gates and their influence on an LC-VCO in digital CMOS”, IEEE Journal of Solid-State Circuits, vol. 38, no. 7, Jul. 2003, pp. 1139–1147.
- [11] R. Aparicio and A. Hajimiri, “Capacity limits and matching properties of integrated capacitors”, IEEE Journal of Solid State Circuits, vol. 37, no. 3, Mar. 2002, pp. 384–393.
- [12] J. García, B. González, M. Marrero-Martín, I. Aldea, J. del Pino, and A. Hernández, “Analysis of PN integrated varactors with N+ buried layer varying P+ diffusions contour for RF applications”, XXII DCIS Conference. Sevilla, España, November 2007.
- [13] M. Marrero-Martín, J. García, B. González, and A. Hernández, “Capacitive model for integrated PN varactors of cells with N+ buried layer”, International Journal of Numerical Modelling: Electronic Networks, Devices and Fields, published online: 13 Jan. 2010, DOI: 10.1002/jnm.751.
- [14] A.G. Iturri, J. del Pino Suárez, S.L. Khemchandani, A. Hernández, “IMODEL: A novel tool for high-performance inductor selection,” Microwave Journal, ISSN: 0192–6225, Horizon House Publications Inc., vol. 51, no. 12, Nov. 2008, pp. 90–100.
- [15] A. Goñi Iturri, S. L. Khemchandani, J. del Pino, J. García, B. González Pérez, and A. Hernández Ballester, “Design and modeling of an on-silicon spiral inductor library using improved EM simulations”, Microtechnologies for the new millennium 2005, SPIE Europe, May 2005.
- [16] S.L. Khemchandani, J. del Pino, R. Diaz, and A. Hernandez, “A fully integrated single core VCO with a wide tuning range for DVB-H”, Microwave and Optical Technology Letters, John Wiley & Sons Inc., vol. 50, no. 5, May 2009, pp. 1338–1343.
- [17] R.J. Baker, H.W. Li and D.E. Boyce, “CMOS circuit design, layout, and simulation”, IEEE Press, 1998.
- [18] A.D. Berny, A.M. Niknejad, and R.G. Meyer, “A 1.8-GHz LC VCO with 1.3-GHz tuning range and digital amplitude calibration,” IEEE Journal of Solid-State Circuits, vol. 40, no. 4, Apr. 2005, pp. 909–917.
- [19] F. Herzel, H. Erzgraber, and N. Ilkov, “A new approach to fully integrated CMOS LC-oscillators with a very large tuning range”, in: Proc. IEEE Custom Integrated Circuits Conference, 2000, CICC, pp. 573–576, May 2000.



- [20]Z. Li, O. Kenneth, “900-MHz 1.5-V CMOS voltage-controlled oscillator using switched resonators with a wide tuning range,” IEEE Microwave and Wireless Components Letters, vol. 13, no. 4, Apr. 2003, pp. 137–139.
- [21]E.Y. Sung, K.S. Lee, D.H. Baek, Y.J. Kim, and B.H. Park, “A wideband 0.18- $\mu\text{m}$  CMOS  $\Delta\Sigma$  fractional-N frequency synthesizer with a single VCO for DVB-T”, 2005 Asian Solid-State Circuits Conference, Nov. 2005, pp. 193–196.
- [22]P. Antoine, P. Bauser, H. Beaulaton, M. Buchholz, D. Carey, T. Cassagnes, T.K. Chan, S. Colomines, F. Hurley, D.T. Jobling, N. Kearney, A.C. Murphy, J. Rock, D. Salle, and C.-T. Tu, “A direct-conversion receiver for DVB-H”, IEEE Journal Of Solid-State Circuits, vol. 40, no. 12, Dec. 2005, pp. 2536–2546.
- [23]M. Tiebout, “A CMOS fully integrated 1 GHz and 2 GHz dual band VCO with a voltage controlled inductor”, in: Proc: 28th European Solid-State Circuits Conference, Sept. 2002, pp. 799–802.