

# Gate Geometry-Dependent Thermal Impedance of Depletion Mode HEMTs

Benito González, Antonio Lazaro, *Senior Member, IEEE*, and Raúl Rodríguez

**Abstract**— Although the steady-state thermal behavior of GaN-based high-electron mobility transistors (HEMTs) has been studied extensively, significantly fewer studies have considered their thermal capacitance. In this article, frequency domain characterization has been employed to extract the thermal impedance of GaN depletion mode HEMTs (D-HEMTs) by using an impedance analyzer. The resulting thermal impedances, when varying the channel length and gate width, are successfully modeled for a frequency domain analysis. A conventional fifth-order geometry-dependent thermal network is proposed for a time domain analysis. Thus, this article presents an experimental tool for determining the gate geometry-dependent thermal resistances and capacitances of D-HEMTs for electrothermal modeling. The thermal resistances are comparable to those obtained with pulsed measurements.

**Index Terms**— Thermal impedance, electrothermal characterization, gallium nitride, high-electron mobility transistors (HEMTs), AC measurement.

## I. INTRODUCTION

SIGNIFICANT heat generation in the channel of GaN-based high-electron mobility transistors (HEMTs) is one of the main causes for their performance degradation. Accurate characterization and modeling of transistor thermal impedance is, therefore, of paramount importance to most circuit designs [1]–[3].

The steady-state thermal behavior of GaN-based HEMTs has been studied extensively. Several electrothermal techniques have been used for measuring their thermal resistance, such as pulsed characteristics [4], step response [5], and the AC conductance method [6]. Temperature-sensitive electrical parameters (TSEPs), such as the saturation drain current [7], have also been employed. Since measurement techniques based on electrical characterization average the temperature in the active channel area, the extracted thermal resistance predicts a device temperature lower than the peak

value (located at the border of the gate by the drain side). However, this is necessary for compact modeling where average temperatures are considered. On other hand, IR and Raman thermographs [8], [9] can determine the temperature of the hot spot in the device. Nevertheless, the former is inaccurate when measuring devices with micrometer or sub-micrometer scale feature sizes, and the latter is limited by the measurement device areas where optical access is not blocked by metal contacts.

Significantly fewer studies have been devoted to the extraction of the thermal capacitance of GaN-based HEMTs. The step response method was used in [5], without considering the trapping state variation with temperature [10]. Alternatively, in [9], by using the step response via micro-Raman thermometry, the thermal time constant spectrum was derived for a high-order  $RC$  Foster thermal network, which requires elaborated adjustment processes and a high computational cost in circuit design.

In this paper, by using the auto-balancing bridge method [11], the thermal impedance of GaN-based HEMTs with different gate geometries is extracted with an impedance analyzer, which is commonly available in any standard radio frequency testing laboratory. The main advantage is the much higher impedance coverage (from  $\sim 1$  m $\Omega$  to  $\sim 100$  M $\Omega$ ) than other methods based on network analysis (e.g., the AC conductance method, for which accuracy is reduced by the mismatch between the AC output resistance of the device at high frequencies and the nominal resistance, typically 50  $\Omega$ , at the input ports of the vector network analyzer [12]). In contrast, a lower frequency range is achieved but still high enough to deal with electrothermal characterization.

In GaN-based HEMTs, the dependence of the thermal resistance on gate geometry has already been modeled for circuit-design purposes [12]–[16]. As far as we know, this is not the case for the thermal capacitance. To model the thermal impedance of GaN-based HEMTs, high-order  $RC$  thermal networks are commonly used [9], [15]–[19]. In this paper, the gate-geometry dependence of the constituting cells' components is considered and an alternative compact model is proposed, to be used in AC circuit-design.

Thus, the GaN depletion mode HEMTs (D-HEMTs) considered here, with different gate widths and gate lengths, are described in Section II. The experimental setups used for characterization and validation of the thermal impedance are described in Sections III and IV, respectively. Section V is devoted to the thermal impedance characterization, results,

This work was supported by MCIN/AEI/10.13039/501100011033 under Grants PID2021-127712OB-C21 and PID2021-122399OB-I00.

B. González and R. Rodríguez are at the Institute for Applied Microelectronics, Universidad de Las Palmas de Gran Canaria, Campus Universitario de Tafira, Las Palmas, CO 35017, Spain (e-mail: benito@iuma.ulpgc.es; rrodriguez@iuma.ulpgc.es).

A. Lazaro is at the Departament of Electronic, Electrical and Automatic Engineering, Universitat Rovira i Virgili, Escola Tècnica Superior d'Enginyeria, Av. Dels Països Catalans 26, Tarragona, CO 43007, Spain (e-mail: antonioramon.lazaro@urv.cat).




Fig. 1. Top and cross-sectional views of the device structure under study (drawing not to scale).

and modeling. Finally, the conclusions are discussed in Section VI.

### II. FABRICATED DEVICES

The AlGaN/GaN layer stack of the D-HEMTs investigated here (provided by CEA-Leti) consisted of Ga(Al)N epitaxial layers grown on a 1 mm thick Si substrate in the (1-1-1) direction [20], with a non-intentionally doped GaN channel and Al<sub>0.22</sub>Ga<sub>0.78</sub>N barrier, which were 200 and 23 nm thick, respectively. The transistors were based on a partial Al<sub>0.22</sub>Ga<sub>0.78</sub>N etching, with a gate recess of 8 nm, to give a negative threshold voltage of  $-4$  V, using a TiN/W (double finger) gate metal and Al<sub>2</sub>O<sub>3</sub> gate oxide, of 30 nm thickness.

A reference device with a gate length,  $L$ , of  $L_{ref} = 2 \mu\text{m}$  and a gate width,  $W$ , of  $W_{ref} = 100 \mu\text{m}$  ( $2 \times 50 \mu\text{m}$ ) was characterized. Devices with other gate lengths (3 and 4  $\mu\text{m}$ ) and total widths (40 and 200  $\mu\text{m}$ ) were also measured. In all cases, the gate-to-source separation,  $d_{GS}$ , and gate-to-drain extension,  $d_{GD}$ , were 2 and 15  $\mu\text{m}$ , respectively. The top and cross-sectional views of the device structure under study are shown in Fig. 1, where the main dimensions are labeled.

### III. EXPERIMENTAL SETUP

On-wafer measurements were performed with a Cascade Summit 9000 probe station. The measurement setup, which stands out in its simplicity, is described in Fig. 2(a). By using the auto-balancing bridge method [11],  $Y$  parameters were measured at room temperature (25 °C) from 20 Hz to 10 MHz with an impedance analyzer (Keysight E4990A), a port extension cable (16048H), and a Cascade signal-ground-signal microprobe contacting the source-gate-drain terminals. To calibrate the measurement system, a 100  $\Omega$  load resistor (E4990-61001), furnished with an impedance analyzer, was employed. At the frequency range used, the influence of the probe and the pad parasitics is negligible.

The longitudinal electrical field, in the channel of the devices, was limited to low levels, to avoid the activation of trap states and, therefore, a misshaped output admittance frequency response but, at the same time, high enough for the power dissipation to change the channel temperature [6]. Thus, the quiescent condition was 5 V for the drain-source voltage,  $V_{DQ}$ , via the internal bias tee of the impedance analyzer, with the gate terminal being grounded through the




Fig. 2. Schematic of the experimental setup (a); AC parameters (b) and DC parameters (c) of interest for the reference device with  $V_{DQ} = 5$  V.

common microprobe tip for a null gate-source voltage;  $V_{GQ} = 0$  V. This last restriction does not invalidate the electrothermal technique used here, since thermal characteristics of the D-HEMTs can be determined by  $V_{DQ}$ .

To obtain the temperature dependence of the quiescent drain current,  $I_{DQ}$ , the bare dies were placed directly on a hotplate to maintain the base-plate temperature,  $T_{bp}$ , in the range 25–125 °C, at increments of 25 °C. Thus, a negative  $I_{DQ}$ - $T_{bp}$  linear coefficient was extracted (no trapping-induced positive  $I_{DQ}$ - $T_{bp}$  coefficient was observed [6]).

### IV. VALIDATION SETUP

In order to validate the frequency domain characterization, the thermal resistance of the HEMTs was also obtained with the pulsed method shown in Fig. 3(a). In this case, the drain current ( $I_D$ ) was determined based on Ohm's law, with the drain terminal being pulsed through a 50  $\Omega$  sensing resistor. The voltage drop [see Fig. 3(a)],  $\Delta V_{DD} = V_{DD} - V_D$ , was measured with an Agilent DSO6032A oscilloscope. By making use of an Agilent B1500A semiconductor analyzer for biasing and a Cascade ground-signal-signal microprobe contacting the source-gate-drain terminals, pulsed output characteristics were measured by varying the base-plate temperature for  $V_{GQ} = 0$  V. The devices were excited with




Fig. 3. (a) Schematic showing the setup used for validation; (b) DC and pulsed parameters of interest for the reference device with  $V_{GQ} = 0$  V,  $T_{bp1} = 25$  °C, and  $T_{bp2} = 50$  °C.




Fig. 4. 1<sup>st</sup> order RC thermal network components: thermal conductance ( $1/R_{th}$ ) with gate width for  $L = L_{ref}$  (a); thermal resistance with  $1/L$  for  $W = W_{ref}$  (b); thermal capacitance with gate width for  $L = L_{ref}$  (c); thermal capacitance with gate length for  $W = W_{ref}$  (d). Measured and modeled data are shown with symbols and lines, respectively.

TABLE I  
AC MODEL PARAMETERS

$a$ ( $\mu\text{m}$ )	29.7	$L_1$ ( $\mu\text{m}$ )	0.4	$W_{ref}$ ( $\mu\text{m}$ )	100.0
$b$ ( $\times 10^{-5} \mu\text{m}^{-1}$ )	4.4	$L_2$ ( $\mu\text{m}$ )	14.0	$R_{th-ref}$ ( $^{\circ}\text{C}/\text{W}$ )	126.4
$c$ ( $\times 10^{-4} \mu\text{m}^{-2}$ )	9.4	$L_{ref}$ ( $\mu\text{m}$ )	2.0	$C_{th-ref}$ ( $\times 10^{-9} \text{J}/^{\circ}\text{C}$ )	35.8

positive short-pulsed drain voltages of duration 200 ns, from a zero power dissipation quiescent bias point ( $V_{DQ} = 0$  V), with a duty cycle of 0.02% to avoid self-heating effects [4].

## V. THERMAL IMPEDANCE CHARACTERIZATION AND MODELING

### A. Characterization

According to the frequency domain characterization [21], the output conductance,  $g_{dd}$ , and the output susceptance,  $b_{dd}$ , can be approximated by (1) and (2):

$$g_{dd} \approx g_{ddT} + \text{Re}(Z_{th}) \cdot \frac{\partial I_{DQ}}{\partial T} \cdot (V_{DQ} g_{ddT} + I_{DQ}), \quad (1)$$

$$b_{dd} \approx \omega C_{ddT} + \text{Im}(Z_{th}) \cdot \frac{\partial I_{DQ}}{\partial T} \cdot (V_{DQ} g_{ddT} + I_{DQ}), \quad (2)$$

where  $g_{ddT}$  and  $C_{ddT}$  are the output conductance and output capacitance at high frequency, respectively (with dynamic self-heating removed).  $Z_{th}$  represents the thermal impedance of the device and  $\omega$  is the angular frequency,  $2\pi f$ .

The lines in Fig. 2(b) represent the measured output conductance (left axis) and output susceptance (right axis) frequency response for the reference device. It should be noted that a maximum output susceptance is obtained at the characteristic thermal frequency, i.e.,  $b_{dd,max} = b_{dd}(f_{th})$  with  $\omega_{th} = 2\pi f_{th} = 1/\tau_{th}$ , when  $g_{dd}(f_{th}) = (g_{ddT} + g_{ddo})/2$  [22], [23]. Similar results were obtained for the rest of the devices.

No dependence of  $f_{th}$  on  $L$  was observed. However,  $f_{th}$  diminishes as  $W$  increases (not shown).

All of the required frequency domain parameters and the quiescent drain current for the extraction of the thermal

impedance are provided by the impedance analyzer. By varying the base-plate temperature, a linear temperature dependence of  $I_{DQ}$  resulted, as Fig. 2(c) shows for the reference device, from which  $\partial I_{DQ}/\partial T_{bp}$  was determined.

In the case of the pulsed technique, the output characteristics for the reference device at a base-plate temperature of  $T_{bp1} = 50$   $^{\circ}\text{C}$  and  $V_{GQ} = 0$  V are shown in Fig. 3(b) as a dashed line. It should be noted that the same DC current  $I_{D,aux}$  is obtained at a lower base-plate temperature  $T_{bp2} = 25$   $^{\circ}\text{C}$  for  $V_{D,aux}$ . From this point, ( $V_{D,aux}$ ,  $I_{D,aux}$ ), the thermal resistance is  $R_{th} = \Delta T_{bp}/P_{aux}$ , where  $\Delta T_{bp}$  is the difference between the corresponding substrate temperatures for the pulsed and DC measurements,  $T_{bp1} - T_{bp2}$ , and  $P_{aux} = I_{D,aux} V_{D,aux}$  is the power dissipation.

### B. AC Compact Model

By using a first-order thermal network, i.e., with  $1/Z_{th} = 1/R_{th} + j\omega C_{th}$ , the thermal resistance of the device  $R_{th}$  is obtained from (1) as follows:

$$R_{th} = \frac{g_{ddo} - g_{ddT}}{\frac{\partial I_{DQ}}{\partial T_{sub}} \times (V_{DQ} g_{ddT} + I_{DQ})}, \quad (3)$$

where  $g_{ddo} = g_{dd}(\omega \rightarrow 0)$  is the output conductance at low frequency and  $C_{th}$  is the thermal capacitance of the device. In this case, it can be easily demonstrated that the maximum output susceptance is obtained at the characteristic thermal frequency ( $\partial b_{dd}/\partial \omega = 0$  at  $\omega = \omega_{th}$ ), where  $g_{dd}(f_{th}) = (g_{ddT} + g_{ddo})/2$  and  $C_{th} = \tau_{th}/R_{th}$  [22], [23].

The expected gate-geometry dependence of the thermal resistance (3), with  $R_{th}$  decreasing when both gate width and gate length expand because more heat flow can be spread out of the device through the terminals, can be modeled as:

$$R_{th} = R_{th-ref} \cdot \frac{W_{ref} + a}{W + a} \cdot \left[ 1 + L_1 \left( \frac{1}{L} - \frac{1}{L_{ref}} \right) \right], \quad (4)$$

with fitting parameters  $a$  (indicating that heat dissipation from hot channel region is not just parallel to current flow and vertical through the substrate and terminals, but also transverse via the gate metal or the substrate [24]) and  $L_1$ , which are shown in Table I together with the thermal resistance of the reference device,  $R_{th-ref}$ . The modeled values of thermal conductance,  $G_{th} = 1/R_{th}$ , and thermal resistance (with  $W$  and  $1/L$ , respectively) are indicated by lines in Figs. 4(a) and (b), and extracted data are shown by symbols.

Similar values for the normalized thermal resistance ( $^{\circ}\text{C}\cdot\text{mm}/\text{W}$ ) of GaN-on-Si HEMTs were obtained in [8], [12]–[14]. In addition, good agreement was observed between the thermal resistances obtained by the frequency domain and pulsed techniques, with values of 126.4 and 129.9  $^{\circ}\text{C}/\text{W}$  for the reference device, respectively (similar agreement was obtained for the rest of the devices).

By knowing the characteristic thermal frequency of the D-HEMTs, the gate width and gate length dependence of the thermal capacitance,  $C_{th}$ , was obtained as  $\tau_{th}/R_{th}$  [22], [23] and represented by symbols in Figs. 4(c) and (d), respectively. The




Fig. 5. Output conductance frequency response: measured data (symbols) and modeled data by means of one and five thermal time constants (dashed and solid line, respectively). Analogously, the inset shows the output susceptance frequency response.




Fig. 6. AC compact model: measurements (symbols) and modeled data with the novel approach (lines) of the conductance frequency response for different gate widths where  $L = L_{ref}$  (a), different channel lengths with  $W = W_{ref}$  (b), and the corresponding susceptance frequency response, (c) and (d), respectively.

corresponding thermal time constants range from 1-10  $\mu\text{s}$ , which is consistent with those obtained in [25]–[27] for GaN-on-Si HEMTs.

It should be noted that a linear gate width dependence of the thermal capacitance is obtained for sufficiently large gate widths, when transversal thermal effects are negligible. In addition, as expected from [28], the thermal capacitance is proportional to the gate length. Thus, the modeled thermal capacitance, indicated by a line in Figs. 4(c) and (d), can be expressed as follows:

$$C_{th} = C_{th-ref} \cdot \frac{1+bW_{ref}}{1+bW} \cdot \frac{1+cW^2}{1+cW_{ref}^2} \cdot \left(1 + \frac{L-L_{ref}}{L_2}\right), \quad (5)$$

where  $b$ ,  $c$ , and  $L_2$  are fitting parameters, which are shown in Table I together with the thermal capacitance of the reference device,  $C_{th-ref}$ .

From (4) and (5), we obtain the thermal impedance  $Z_{th}$ -first order as

$$Z_{th-first\ order} = \frac{R_{th}}{1+(\omega\tau_{th})^2} - j R_{th} \cdot \frac{\omega\tau_{th}}{1+(\omega\tau_{th})^2}, \quad (6)$$

where  $\tau_{th} = R_{th}C_{th}$ . In this case, as shown in Fig. 5 for the reference device, where the measured and modeled output conductance frequency response is represented by symbols and a dashed line, respectively,  $g_{dd}$  is undervalued/overvalued at frequencies lower/higher than  $f_{th}$ . Correspondingly, the inset shows the output susceptance frequency response, where  $b_{dd}$  is overvalued at frequencies near to  $f_{th}$ , and undervalued at frequencies far from it.

To adequately reproduce the output conductance and output susceptance response, we use a simple, design-oriented method that consists of replacing  $(\omega\tau_{th})$  by  $(\omega\tau_{th})^{0.35}$  and  $(\omega\tau_{th})^{0.5}$  in the real and imaginary parts of  $Z_{th}$ -first order, respectively, with a minimum thermal reactance of  $-R_{th}/4$  (half of the initial prediction). The AC thermal impedance,  $Z_{th-AC}$ , can be approximated as

$$Z_{th-AC} \approx \frac{R_{th}}{1+(\omega\tau_{th})^{0.7}} - j \frac{R_{th}}{2} \cdot \frac{(\omega\tau_{th})^{0.5}}{1+\omega\tau_{th}}. \quad (7)$$

Under these assumptions, the maximum output susceptance still takes place at the characteristic thermal frequency, i.e.,  $b_{dd,max} = b_{dd}(f_{th})$ , when  $g_{dd}(f_{th}) = (g_{ddT} + g_{ddo})/2$ . The resulting modeled output conductance (1) and output susceptance (2) for the D-HEMTs, where  $Z_{th} = Z_{th-AC}$ , are represented in Fig. 6 by lines, in excellent correspondence with the measured data represented by symbols and demonstrating the validity of (7) for any gate geometry.

This knowledge can be used for the identification of a gate geometry-dependent electrothermal model for GaN-based HEMTs, to be used in AC circuit-design, when simplification is mandatory when dealing with compact models.

### C. Gate Geometry-Dependent Thermal Network

To accurately reproduce the heating dynamics in the time domain, the devices were described from a thermal point of view by means of a fifth-order RC Foster thermal network, at the expense of a higher computational cost [9], [29]. The thermal resistance,  $R_{th,i}$ , and thermal capacitance,  $C_{th,i}$ , of each cell  $i$  ( $i = 1, 2, 3, 4, 5$ ) were extracted by fitting the imaginary part of the output susceptance (2) for closer results [30], using the least-squares method and initial values of  $R_{th}/5$  and  $5C_{th}$ , respectively, where  $R_{th}$  and  $C_{th}$  are given by (4) and (5), respectively. The modeled results for  $g_{dd}$  (1) and  $b_{dd}$  (2) for the reference device are shown in Fig. 5 as solid lines, and these correspond well with the measured data.

This being so, the sum of the resulting resistive components keeps close to  $R_{th}$  ( $129.8 \approx 126.4$   $^{\circ}\text{C}/\text{W}$  for the reference device), as in [30], which is not the case with the reciprocal of the corresponding capacitances. This could be attributed to the capacitors of the Foster thermal network not being connected to the ground. In a Foster thermal network, each internal node is crossed by the current coming from the preceding resistance and from the back side of the preceding capacitor, which has




Fig. 7. 5<sup>th</sup> order thermal network components: thermal conductances ( $1/R_{th,i}$ ) with gate width for  $L = L_{ref}$  (a); thermal resistances with  $1/L$  for  $W = W_{ref}$  (b); thermal capacitances with gate width for  $L = L_{ref}$  (c); thermal capacitances with gate length for  $W = W_{ref}$  (d). Extracted and modeled data are shown with symbols and lines, respectively.

TABLE II  
FOSTER THERMAL NETWORK PARAMETERS

$i$	1	2	3	4	5
$R_{th-ref,i}$ ( $^{\circ}\text{C}/\text{W}$ )	10.0	13.1	20.4	40.4	46.1
$C_{th-ref,i}$ ( $\times 10^{-8}$ $\text{J}/^{\circ}\text{C}$ )	17325.2	0.8	356.8	2.9	19.9
$a_{i1}$ ( $\times 10^{-4}$ $\text{W}/^{\circ}\text{C}\text{-}\mu\text{m}$ )	6.2	5.9	3.6	2.2	1.6
$a_{i2}$ ( $\times 10^{-7}$ $\text{W}/^{\circ}\text{C}\text{-}\mu\text{m}^2$ )	68.6	-10.7	-2.9	6.5	0.4
$b_{i1}$ ( $^{\circ}\text{C}\text{-}\mu\text{m}/\text{W}$ )	1.2	24.6	-20.5	-22.2	-56.7
$b_{i2}$ ( $^{\circ}\text{C}\text{-}\mu\text{m}^2/\text{W}$ )	-54.7	103.8	-109.2	-172.4	-292.9
$c_{i1}$ ( $\times 10^{-9}$ $\text{J}/^{\circ}\text{C}\text{-}\mu\text{m}$ )	1454.1	0.2	39.8	-0.2	3.0
$c_{i2}$ ( $\times 10^{-11}$ $\text{J}/^{\circ}\text{C}\text{-}\mu\text{m}^2$ )	-829.6	0.1	-9.4	0.9	-0.2
$d_{i1}$ ( $\times 10^{-8}$ $\text{J}/^{\circ}\text{C}\text{-}\mu\text{m}$ )	-9277.1	0.2	-86.8	0.3	-2.0
$d_{i2}$ ( $\times 10^{-8}$ $\text{J}/^{\circ}\text{C}\text{-}\mu\text{m}^2$ )	4659.3	-0.1	19.3	-0.2	0.5

no physical meaning from a thermal point of view (there are no quantities corresponding to the negative electric charge in thermal circuits) [29].

Fig. 7 shows the gate geometry dependence of the extracted resistive and capacitive components (with symbols), which must be accurately reproduced to avoid a misshaped output admittance frequency response. Thus, by using second-order polynomials as table lookup models,  $R_{th,i}$  and  $C_{th,i}$  are given by (8) and (9):

$$R_{th,i} = \frac{R_{th-ref,i} + \sum_{j=1}^2 b_{ij} \left( \frac{1}{L} - \frac{1}{L_{ref}} \right)^j}{1 + R_{th-ref,i} \sum_{j=1}^2 a_{ij} (W - W_{ref})^j}, \quad (8)$$

$$C_{th,i} = \frac{C_{th-ref,i} + \sum_{j=1}^2 c_{ij} (W - W_{ref})^j}{\left[ 1 + \frac{\sum_{j=1}^2 d_{ij} (L - L_{ref})^j}{C_{th-ref,i}} \right]^{-1}}, \quad (9)$$

which are represented by lines in Fig. 7, with fitting parameters  $a_{ij}$ ,  $b_{ij}$ ,  $c_{ij}$ ,  $d_{ij}$ , and the  $R_{th-ref,i}$  and  $C_{th-ref,i}$  of the reference device, being particularized for each cell and shown in Table II. The gate geometry-dependent modeled  $g_{dd}$  (1) and  $b_{dd}$  (2) are in good correspondence with the measured data, as Fig. 8 shows with lines and symbols, respectively.




Fig. 8. Measurements (symbols) and modeled data with the 5<sup>th</sup> order thermal network (lines) of the conductance frequency response for different gate widths where  $L = L_{ref}$  (a), different channel lengths with  $W = W_{ref}$  (b), and the corresponding susceptance frequency response, (c) and (d), respectively.

## VI. CONCLUSIONS

The thermal impedance of GaN D-HEMTs on silicon has been successfully measured using frequency domain characterization. The dependence of the thermal impedance on gate geometry was observed and modeled for circuit-design purposes. A first-order RC thermal network adjusted in frequency response is sufficient for the admittance frequency response to be correctly reproduced. For a time domain analysis, the dependence on the gate geometry of the cell components constituting a fifth-order RC Foster thermal network was obtained. The modeling approaches presented to account for self-heating effects and varying the gate geometry, can be easily incorporated in circuit simulators as an add-onto other well established models.

## REFERENCES

- [1] J. Park, M.W. Shin, and C. C. Lee, "Thermal modeling and measurement of GaN-based HFET devices," *IEEE Electron Device Lett.*, vol. 24, no. 7, pp. 424–426, Jul. 2003, doi: 10.1109/LED.2003.814020.
- [2] G. Tang, T. C. Chai, and X. Zhang, "Thermal optimization and characterization of SiC-based high power electronics packages with advanced thermal design," *IEEE Trans. Compon., Packag., Manuf. Technol.*, vol. 9, no. 5, pp. 854–863, May 2019, doi: 10.1109/TCPMT.2018.2860998.
- [3] R. Paschotta, J. Aus der Au, and U. Keller, "Thermal effects in high-power end-pumped lasers with elliptical-mode geometry," *IEEE J. Sel. Top. Quantum Electron.*, vol. 6, no. 4, pp. 636–642, Jul.–Aug. 2000, doi: 10.1109/2944.883378.
- [4] J. Joh, J. A. del Alamo, U. Chowdhury, T.-M. Chou, H.-Q. Tserng, and J. L. Jimenez, "Measurement of channel temperature in GaN high-electron mobility transistors," *IEEE Trans. Electron Devices*, vol. 56, no. 12, pp. 2895–2901, Dec. 2009, doi: 10.1109/TED.2009.2032614.
- [5] C. Florian, A. Santarelli, R. Cignani, and F. Filicori, "Characterization of the nonlinear thermal resistance and pulsed thermal dynamic behavior of AlGaIn-GaN HEMTs on SiC," *IEEE Trans. Microw. Theory Techn.*, vol. 61, no. 5, pp. 1879–1891, May 2013, doi: 10.1109/TMTT.2013.2256146.
- [6] J. Bremer, D. Y. Chen, A. Malko, M. Madel, N. Rorsman, S. E. Gunnarsson, K. Andersson, T. M. J. Nilsson, P. E. Raad, P. L. Komarov, T. L. Sandy, and M. Thorsell, "Electric-based thermal characterization of GaN technologies affected by trapping effects,"



- IEEE Trans. Electron Devices*, vol. 67, no. 5, pp. 1952–1958, May 2020, doi: 10.1109/TED.2020.2983277.
- [7] J. Kuzmik, R. Javorka, A. Alam, M. Marso, M. Heuken, and P. Kordos, "Determination of channel temperature in AlGaIn/GaN HEMTs grown on sapphire and silicon substrates using DC characterization method," *IEEE Trans. Electron Devices*, vol. 49, no. 8, pp. 1496–1498, Aug. 2002, doi: 10.1109/TED.2002.801430.
- [8] M. Kuball and J. W. Pomeroy, "A review of Raman thermography for electronic and opto-electronic device measurement with submicron spatial and nanosecond temporal resolution," *IEEE Trans. Device Mater. Rel.*, vol. 16, no. 4, pp. 667–684, Dec. 2016, doi: 10.1109/TDMR.2016.2617458.
- [9] K. R. Bagnall, O. I. Saadat, S. Joglekar, T. Palacios, and E. N. Wang, "Experimental characterization of the thermal time constants of GaN HEMTs via micro-Raman thermometry," *IEEE Trans. Electron Devices*, vol. 64, no. 5, pp. 2121–2128, May 2017, doi: 10.1109/TED.2017.2679978.
- [10] J. L. Gomes, L. C. Nunes, and J. C. Pedro, "Explaining the different time constants extracted from low frequency Y22 and IDS-DLTS on GaN HEMTs," in *Proc. IEEE MTT-S Int. Microw. Symp.*, Los Angeles, CA, USA, Aug. 2020, pp. 432–435, doi: 10.1109/IMS30576.2020.9223822.
- [11] Y. Khoma, V. Khoma, M. Podpora, A. Kawala-Sterniuk, R. Martinek, and S. Ozana, "Synthesis of dynamic errors correcting algorithm for auto-balancing bridge methods," *IEEE Access*, vol. 8, pp. 165307–165318, Sep. 2020, doi: 10.1109/ACCESS.2020.3022163.
- [12] B. González, A. Lázaro, and R. Rodríguez, "RF extraction of thermal resistance for GaN HEMTs on Silicon," *IEEE Trans. Electron Devices*, vol. 69, no. 5, pp. 2307–2312, May 2022, doi: 10.1109/TED.2022.3159611.
- [13] A. M. Darwish, A. J. Bayba, and H. A. Hung, "Thermal resistance calculation of AlGaIn-GaN devices," *IEEE Trans. Microw. Theory Techn.*, vol. 52, no. 11, pp. 2611–2620, Nov. 2004, doi: 10.1109/TMTT.2004.837200.
- [14] A. K. Sahoo, N. K. Subramani, J.-C. Nallatamby, R. Sommet, R. Quéré, N. Rolland, and F. Medjdoub, "Thermal analysis of AlN/GaN/AlGaIn HEMTs grown on Si and SiC substrate through TCAD simulations and measurements," in *Proc. 11th Eur. Microw. Integr. Circuits Conf. (EuMIC)*, London, U.K., Oct. 2016, pp. 145–148, doi: 10.1109/EuMIC.2016.7777511.
- [15] Y. Jia, Y. Xu, and Y. Guo, "A universal scalable thermal resistance model for compact large-signal model of AlGaIn/GaN HEMTs," *IEEE Trans. Microw. Theory Techn.*, vol. 66, no. 10, pp. 4419–4429, Oct. 2018, doi: 10.1109/TMTT.2018.2854185.
- [16] Y. Chen, K. Chen, X. Cen, X. Ma, W. Deng, and J. Huang, "Channel temperature analysis and nonlinear thermal model of AlGaIn/GaN HEMTs including steady-state and transient," *IEEE Trans. Electron Devices*, vol. 70, no. 5, pp. 2222–2228, May 2023, doi: 10.1109/TED.2023.3255185.
- [17] O. Jardel, F. De Groote, T. Reveyrand, J.-C. Jacquet, C. Charbonniaud, J.-P. Teyssier, D. Floriot, and R. Quéré, "An electrothermal model for AlGaIn/GaN power HEMTs including trapping effects to improve large-signal simulation results on high VSWR," *IEEE Trans. Microw. Theory Techn.*, vol. 55, no. 12, pp. 2660–2669, Dec. 2007, doi: 10.1109/TMTT.2007.907141.
- [18] J. B. King and T. J. Brazil, "Nonlinear electrothermal GaN HEMT model applied to high-efficiency power amplifier design," *IEEE Trans. Microw. Theory Techn.*, vol. 61, no. 1, pp. 444–454, Jan. 2013, doi: 10.1109/TMTT.2012.2229712.
- [19] C. Wang, Y. Xu, X. Yu, C. Ren, Z. Wang, H. Lu, T. Chen, B. Zhang, and R. Xu, "An electrothermal model for empirical large-signal modeling of AlGaIn/GaN HEMTs including self-heating and ambient temperature effects," *IEEE Trans. Microw. Theory Techn.*, vol. 62, no. 12, pp. 2878–2887, Dec. 2014, doi: 10.1109/TMTT.2014.2364821.
- [20] L. Di Cioccio, E. Morvan, M. Charles, P. Perichon, A. Torres, F. Ayel, D. Bergogne, Y. Baines, M. Fayoll, R. Escoffier, W. Vandendaele, D. Barranger, G. Garnier, L. Mendizabal, B. Thollin, and M. Plissonnier, "From epitaxy to converters topologies what issues for 200 mm GaN/Si?," in *IEDM Tech. Dig.*, Washington, DC, USA, Dec. 2015, p. 16, doi: 10.1109/IEDM.2015.7409712.
- [21] S. Makovejev, S. H. Olsen, V. Kilchytska, and J. P. Raskin, "Time and frequency domain characterization of transistor self-heating," *IEEE Trans. Electron Devices*, vol. 60, no. 6, pp. 1844–1851, Jun. 2013, doi: 10.1109/TED.2013.2259174.
- [22] U. S. Kumar and V. R. Rao, "A novel TCAD-based thermal extraction approach for nanoscale FinFETs," *IEEE Trans. Electron Devices*, vol. 64, no. 3, pp. 1404–1407, Mar. 2017, doi: 10.1109/TED.2017.2657626.
- [23] B. González, B. Aja, E. Artal, A. Lázaro, and A. Núñez, "Temperature-dependent thermal capacitance characterization for SOI-MOSFETs," *IEEE Trans. Electron Devices*, vol. 66, no. 10, pp. 4120–4125, Oct. 2019, doi: 10.1109/TED.2019.2935500.
- [24] S. Lee, R. Wachnik, P. Hyde, L. Wagner, J. Johnson, A. Chou, A. Kumar, S. Narasimha, T. Standaert, B. Greene, T. Yamashita, J. Johnson, K. Balakrishnan, H. Bu, S. Springer, G. Freeman, W. Henson, and E. Nowak, "Experimental analysis and modeling of self heating effect in dielectric isolated planar and fin devices," in *Proc. IEEE Symp. VLSI Technol.*, Kyoto, Japan, Jun. 2013, pp. T248–T249.
- [25] D. Gryglewski, W. Wojtasiak, E. Kamińska, and A. Piotrowska, "Characterization of self-heating process in GaN-based HEMTs," *Electronics*, vol. 9, no. 8, pp. 1305, Aug. 2020, doi: 10.3390/electronics9081305.
- [26] A. Jakani, R. Sommet, F. Simbélie, and J.-C. Nallatamby, "Understanding the thermal time constants of GaN HEMTs through model order reduction technique," *Electronics*, vol. 10, no. 24, pp. 3138, Dec. 2021, doi: 10.3390/electronics10243138.
- [27] A. Chini, F. Soci, M. Meneghini, G. Meneghesso, and E. Zanoni, "Deep levels characterization in GaN HEMTs—Part II: Experimental and numerical evaluation of self-heating effects on the extraction of traps activation energy," *IEEE Trans. Electron Devices*, vol. 60, no. 10, pp. 3166–3182, Oct. 2013, doi: 10.1109/TED.2013.2278290.
- [28] B. González, J. M. Cabrera, and A. Lázaro, "Gate length-dependent thermal impedance characterization of PD-SOI MOSFETs," *IEEE Trans. Electron Devices*, vol. 69, no. 2, pp. 469–474, Feb. 2022, doi: 10.1109/TED.2021.3132854.
- [29] P. E. Bagnoli, C. Casarosa, M. Ciampi, and E. Dallago, "Thermal resistance analysis by induced transient (TRAIT) method for power electronic devices thermal characterization. I. Fundamentals and theory," *IEEE Trans. Power Electron.*, vol. 13, no. 6, pp. 1208–1219, Nov. 1998, doi: 10.1109/63.728348.
- [30] L. Nyssens, M. Rack, A. Halder, J.-P. Raskin, and V. Kilchytska, "On the separate extraction of self-heating and substrate effects in FD-SOI MOSFET," *IEEE Electron Device Lett.*, vol. 42, no. 5, pp. 665–668, May 2021, doi: 10.1109/LED.2021.3071272.