RF Extraction of Thermal Resistance for GaN HEMTs on Silicon

Benito González®, Antonio Lázaro®, Senior Member, IEEE, and Raúl Rodríguez®

Abstract—In this article, an ac conductance method has been successfully employed to extract the thermal resistance of GaN-based high-electron-mobility transistors (HEMTs) on silicon. The resulting thermal resistances, when varying the channel length and gate width, are comparable to those obtained with pulsed measurements, by making use of positive drain-to-source pulsed voltages from a zero power dissipation quiescent bias point and 3-D thermal simulations. Furthermore, the gate geometry dependence of the thermal resistance of GaN-based HEMTs has been successfully modeled for circuit-design purposes.

I. INTRODUCTION

THERMAL effects can be critical in the performance of radio frequency and high-power integrated circuit applications [1]–[4]. When silicon-on-insulator (SOI) technology is used, the buried oxide layer (BOX) significantly prevents heat transfer toward the substrate [5]. With advanced semiconductor materials, such as GaN-based compound semiconductors, a significant heat generation in the channel of high-power devices can be present [6] that can even vary their asymmetric access resistances [7], [8]. In any case, characterization and modeling of the thermal resistance of transistors are essential for a proper circuit and package design.

For SOI MOSFETs, several precise techniques have been developed to measure the thermal resistance, which are mainly based on the ac conductance method [9]–[11] and pulsed characteristics [12], [13]. Similarly, for GaN-based high-electron-mobility transistors (HEMTs) pulsed characteristics [14], [15] have successfully been used to extract the thermal resistance, in addition to techniques such as step response [16], IR and Raman thermographs [17], or by extraction of a traps activation energy [18]. The IR thermograph is inaccurate when measuring devices with micrometer or sub-micrometer scale feature sizes. The Raman thermograph is limited to measuring device areas where optical access is not blocked by metal contacts. A combination of these techniques (e.g., step response via micro-Raman thermometry) has also been employed [19]. Particular temperature-sensitive electrical parameters (TSEP), such as the forward voltage drop between gate and source [20], the channel ON-resistance [20], [21], and the gate metal resistance [22], [23], have also been used to extract the thermal resistance of HEMTs (the thermal impedance in the case of measuring the gate resistance variation in the frequency/time domain [24]). However, their use is limited by the appearance of trapping effects (due to negatively pulsed drain current) [21] and the necessity of ad hoc designed thermal test structures [22]–[24]. Devices with a junction-gate structure are needed in the case of [20].

On the other hand, the ac conductance method can be implemented using a vector network analyzer and some proper bias tees for the frequency range under use. These elements are commonly available in any standard radio frequency testing laboratory due to their simplicity and reduced cost compared to those others required in the setups of the rest of the methods.

The thermal resistance of a test structure implemented as a GaN resistor was extracted in [25] using the ac conductance method through S-parameters measurement. However, to the authors’ best knowledge, this technique has not been used to extract the thermal resistance of GaN-based HEMTs, which is the main objective of this article. For validation, the thermal resistances so derived are compared with those obtained with pulsed measurements and numerical simulations, varying the gate width and gate length of HEMTs.

The resulting dependence of the thermal resistance on gate geometry has also been modeled for circuit-design purposes. Some models for GaN-based HEMTs are based on sophisticated analytical closed-form expressions [26], [27]. However, in this case, the composition of the internal layers needs to be known, which is not common for end computer-aided design users. Alternatively, models originally used for the dependence of the thermal resistance in SOI MOSFETs on gate geometry [28] can be adopted to model the dependence of the thermal resistance in GaN-based HEMTs, as in [29].

Thus, the GaN-based HEMTs on silicon under consideration here, with different gate widths and gate lengths, are described in Section II. The ac conductance and pulsed experimental setups used for the thermal resistance characterization are detailed in Section III. Section IV is devoted to the thermal resistance characterization through measurements and numerical simulations, results, and modeling. Finally, the conclusions are discussed in Section V.

II. FABRICATED DEVICES

The AlGaN/GaN layer stack of the HEMTs investigated here (provided by CEA-Leti) consisted of Ga(Al)N epitaxial layers grown on a Si substrate of thickness 1 mm in the (1-1-1) direction [30], with a non-intentionally doped GaN channel and Al$_{0.22}$Ga$_{0.78}$N barrier that were 200- and 23-nm thick, respectively. The depletion-mode transistors were based on a partial Al$_{0.22}$Ga$_{0.78}$N etching, with a gate recess of 8 nm, to give a negative threshold voltage of $V_{th} = -4$ V, using a TiN/W (double finger) gate metal and Al$_2$O$_3$ gate oxide of thickness 30 nm.

A reference device with a gate length $L$ of 2 $\mu$m and a gate width $W$ of 100 $\mu$m ($2 \times 50 \mu$m) was characterized. Devices with other gate lengths of 3 and 4 $\mu$m and total widths of 40 and 200 $\mu$m were also measured. In all cases, the gate-to-source separation $d_{GS}$ and gate-to-drain extension $d_{GD}$ were 2 and 15 $\mu$m, respectively. Top and cross-sectional views of the device structure under study are shown in Fig. 1, where the main dimensions are labeled.

III. EXPERIMENTAL SETUP

On-wafer measurements were performed with a Cascade Summit 9000 probe station. The ac measurement setup is described in Fig. 2(a). The S-parameters were measured at room temperature ($T = 25$ $^\circ$C) from 100 kHz to 10 MHz with an Agilent N9913A vector network analyzer and Cascade Microtech signal-signal-ground microprobes. An Agilent B1500A semiconductor analyzer was used to bias the device under test, with dc gate and drain voltages of $V_g = 0$ V and $V_d = 5$ V, respectively, to enhance the self-heating effects (SHEs) [29].

To calibrate the measurement system, the short-open-load-through method was implemented. In addition, the pad-to-device parasitic elements were eliminated with the cold-FET extraction technique that has been successfully employed in AlGaN/GaN HEMTs [7]. For that purpose, the RF access structure with an admittance matrix $Y_{cold}$ obtained with the device in pinchoff ($V_g = -6$ V $< V_{th}$) and $V_d = 0$ V must be de-embedded from the measured $Y$ admittance matrix of the device at the bias point of the ac measurement setup. Then, the ac output conductance $g_{dd}$ results the real part of $Y_{dd} - 2Y_{cold,dd} + Y_{cold,gg} = Y_{cold,dd}$ [31].

The dc parameters were measured with the Agilent B1500A semiconductor analyzer. To obtain the temperature dependence of the drain current, the transistors were placed on a hotplate. The substrate temperature was changed from 25 $^\circ$C to 150 $^\circ$C in increments of 25 $^\circ$C.

In order to validate the ac conductance technique for the measurement of thermal resistance of GaN-based HEMTs, the thermal resistance was also obtained with the pulsed method shown in Fig. 2(b). In this case, the drain current (TSEP) was determined based on Ohm’s law, with the drain terminal being pulsed through a 50-$\Omega$ sensing resistor. The voltage drop was measured with the Agilent DSO6032A oscilloscope [$V_{DD} - V_d$ in Fig. 2(b)]. By making use of the Agilent B1500A semiconductor analyzer for biasing, pulsed output characteristics were measured by varying the substrate temperature for $V_g = 0$ V. The devices were excited with positive short-pulsed drain voltages of 200-ns duration, from a zero power dissipation quiescent bias point ($V_d = 0$ V), with a duty cycle of 0.02% to avoid SHEs [15]. Thus, even with...
the existence of trapping phenomena, for a given drain voltage, the difference between dc and pulsed drain currents was only due to SHEs. This can be attributed to the fast response of trapping phenomena, when they existed, in the order of dozens of nanoseconds [16].

IV. THERMAL RESISTANCE CHARACTERIZATION AND MODELING

A. Characterization

According to the ac conductance technique [10], the output conductance frequency response is evaluated as

\[ g_{dd}(f) = g_{ddT} + \text{Re}(Z_{db}) \frac{\partial I_d}{\partial V_d} (V_d g_{ddT} + I_d) \]  

(1)

where \( \text{Re}(Z_{db}) \) represents the real part of the thermal impedance of the device, \( Z_{db} \); \( g_{ddT} \) is the output conductance at high frequency (with dynamic self-heating removed); and \( I_d \) is the dc drain current. Then, assuming a 1st-order thermal network for the thermal impedance of HEMTs, that is, \( 1/Z_{th} = 1/R_{th} + j \omega C_{th} \), where \( R_{th} \) and \( C_{th} \) are the thermal resistance and thermal capacitance of the device, respectively, the output conductance frequency response is given by

\[ g_{dd} = g_{ddT} + \frac{R_{th}}{1 + \omega^2 R_{th}^2 C_{th}^2} \frac{\partial I_d}{\partial T} (V_d g_{ddT} + I_d). \]  

(2)

Thus, in the dc regime (\( \omega = 2\pi f = 0 \)), the following expression for the thermal resistance is derived:

\[ R_{th} = \frac{g_{dd} - g_{ddT}}{\partial I_d/\partial V_d} \frac{\partial I_d}{\partial V_d} \]  

(3)

where \( g_{dd} \) is the dc output conductance. These parameters were obtained for all devices at the bias considered (\( V_g = 0 \) V and \( V_d = 5 \) V) in the ac experimental setup. The values of \( g_{dd} \) and \( I_d \) were extracted from output characteristics at room temperature (shown with a solid line in Fig. 3 for the reference device). The output characteristics at different temperatures (shown with lines in Fig. 3 for the reference device) were used to determine the slope of the \( I_d \) vs. temperature curve at the bias considered from the resulting linear temperature dependence of the dc drain current (see the inset in Fig. 3).

Finally, the conductance without dynamic self-heating was extracted from the conductance frequency response (from the S-parameters [10], \( g_{dd}(f) \), at room temperature (solid lines in Fig. 4 for different gate lengths). Note that the conductance plateaus (i.e., when \( g_{dd} \approx g_{ddT} \), with dashed lines) above 2 MHz for all gate lengths. A similar behavior has been found when varying the gate width (not shown). The measured thermal resistance of the reference device was 137 °C/W with the ac conductance technique.

In the case of the pulsed technique, output characteristics for the reference device at 50 °C and \( V_g = 0 \) V are shown in Fig. 3 with square symbols. It should be noted that the same dc current, \( I_d = 33.74 \) mA, is obtained at room temperature for \( V_d = 4.81 \) V, which is indicated in the figure with a cross symbol. From this point, the thermal resistance results \( R_{th} = \Delta T_{sub}/P \approx 154 \) °C/W, where \( \Delta T_{sub} = 50 - 25 = 25 \) °C is the difference between the corresponding substrate temperatures for pulsed and dc measurements and \( P = I_d V_d \approx 162 \) mW is the power dissipation.

A variable agreement for the thermal resistance with both ac conductance and pulsed techniques was observed for the rest of the devices, as explained in Section IV-B in detail. On average, only a 13% higher value for the thermal resistance with the pulsed technique is derived. Similar results were also obtained for GaN-based HEMTs on silicon in [17], [26], and [27].

In addition, it must be pointed out that measurement techniques based on electrical characterization average the temperature in the active channel area. Thus, the thermal resistance of HEMTs extracted with both ac conductance and pulsed techniques predicts a device temperature lower than the peak value (located at the border of the gate side), but this is necessary for compact modeling, where average temperatures are considered.

In order to validate the gate geometry dependence of the thermal resistance that was observed with the measurement techniques, 3-D thermal simulations that included the
temperature-dependent thermal conductivities of the involved materials were performed with the Sentaurus Device [32]. Due to the symmetry of the device, only half of it was simulated.

As in [29], where 2-D electrothermal simulations were performed for the transistors when varying the gate-to-drain extension, Dirichlet boundary conditions for the lattice temperature (25 °C) and proper surface thermal resistances (0.009 °C-cm²/W) were used at all terminals. Furthermore, the substrate was replaced by an additional equivalent surface thermal resistance (0.006 °C-cm²/W). All other boundaries were assumed adiabatic and, for simplicity, field-plates were not considered [23].

According to [33], for transistors without field plates or with field plates but operated at low source–drain voltages, self-heating was simulated considering a heat flux boundary condition in the channel. It consists of a 0.4-μm long surface area of heat source at the barrier/channel heterojunction, adjacent to the drain edge of the gate contact, where a uniform power dissipation density $Q$ of 2 W/mm was assumed.

Consistent with the fact that our measurement techniques average the temperature in the channel area, the device temperature increment $\Delta T$ was calculated from the average temperature in the channel region (60-nm region in depth just under the gate area), as in [15]. Thus, the simulated thermal resistance is given by $\Delta T/(Q \times W)$, where $W$ is expressed in millimeters. As an example, the structure for 3-D thermal simulation of the reference device is shown in Fig. 5, where the temperature profile and corresponding cross-sectional view through the gate are represented, together with the temperature distribution at the barrier/channel heterojunction. The simulated thermal resistance was 147.5 °C/W, which is in good agreement with the measured data.

### B. Results and Modeling

The dependence of the thermal resistance of GaN-based HEMTs as a function of the gate width, obtained with the ac/pulsed method, is shown with closed/open symbols in Fig. 6(a). The inset in Fig. 6(a) shows the corresponding dependences of the normalized thermal resistance (thermal resistance times the gate width). Analogously, the dependence of the thermal resistance on gate length is shown in Fig. 6(b).

Both tendencies with gate width and gate length of the thermal resistance were properly simulated as shown by crosses in Fig. 6(a) and (b), in good agreement with the measured data that is better with those obtained with the pulsed method.

As expected, the thermal resistance significantly decreases when both geometric parameters expand, since more heat flow can be spread out of the device through the terminals. Furthermore, from the inset in Fig. 6(a), the wider the gate, the higher the normalized thermal resistance. This could be attributed to transversal thermal effects, as explained later, which are negligible for a sufficiently high gate width (when normalized thermal resistance tends to be constant).

On the other hand, the reduction in thermal resistance as the length of the channel increases, as shown in Fig. 6(b), is evidence that the heat flow through the gate contact becomes more significant. This tendency vanishes for very long channels when no additional heat flow is dissipated via the gate.

The discrepancy between the thermal resistances obtained with the ac conductance and pulsed methods increases when the gate width diminishes and gate length rises, as shown in Fig. 7(a) and (b), respectively, where the relative errors
RF power applications. The use of higher power dissipation
μm > 100
Herein, the ac conductance technique seems to be precise
of the thermal resistance with both measurement techniques.
which introduce a greater uncertainty in the measurement
deviation between the dc and pulsed output conductances,
in the conductance with the operating frequency and a minor
the device temperature increment indicates a minor variation
in Fig. 7(a) and (b) with vertical red columns. A reduction in
the device temperature increment due to SHEs (red columns) with (a) gate width, for L = 2 μm and
(b) channel length, for W = 100 μm.

between the measured data from both methods are represented
vertical blue columns. This dependence of the relative error
on the gate geometry could be attributed to a corresponding
augmented mismatch between the ac output resistance of the
device at high frequencies, r_{dUT} = 1/R_{dUT}, and the nominal
resistance (50 Ω) at the input ports of the vector network ana-
yzer, as Fig. 7(a) and (b) suggest, where normalized ac output resistances, r_{dUT}(Ω)/50, are shown by vertical black columns.
In addition, the predicted device temperature increment, ΔT = R_{th}P, where P = I_dV_d is the power dissipation, diminishes
when the gate width/length reduces/rises, which is represented in
Fig. 7(a) and (b) with vertical red columns. A reduction in
the device temperature increment indicates a minor variation
in the conductance with the operating frequency and a minor
deviation between the dc and pulsed output conductances,
which introduce a greater uncertainty in the measurement
of the thermal resistance with both measurement techniques.
Herein, the ac conductance technique seems to be precise
enough for the HEMTs whose channel is neither narrower than
100 μm nor longer than 3 μm, which are commonly used in
RF power applications. The use of higher power dissipation

levels could extend some of these limits, but trapping effects
could take place as the applied electric field increases [34].
Thus, the obtained thermal resistances can be modeled as in [29]

\[ R_{th} = \frac{R_{tho}}{W + a \left[ 1 + L_o \left( \frac{1}{L_{ref}} - \frac{1}{L_{tho}} \right) \right]} \]

where L_{ref} is the gate length of the reference device, for which
the thermal conductance, G_{th} = 1/R_{th}, obeys the linear depen-
dence G_{th} = (W + a)/R_{tho}. The positive thermal conductance
at a hypothetical zero device width, a/R_{tho}, indicates that heat
dissipation from the hot channel region is not just parallel to
current flow (longitudinal) and vertical through the substrate
and terminals, but also transverse via the gate metal or the
substrate [35]. This is enhanced by the large peak temperature
in the center of the device versus the surface average across the
width of the device [23]. This results in a temperature gradient
transverse to the current flow, and its contribution to the total
heat flow is expected to diminish as the gate width increases.
Thus, R_{tho} represents the normalized thermal resistance for
sufficiently wide HEMTs (i.e., when W ≫ a) and transversal
thermal dissipation can be neglected. The parameters R_{tho} and
a can be determined from the slope and W-axis intercept of
the gate width dependence of the thermal conductance for the
reference device, respectively. Similarly, L_{o} (to modulate the
gate length dependency) can be determined from the 1/L_{o}-axis
intercept of the reverse gate length dependence of the thermal
resistance. The resulting values for R_{tho}, a, and L_{o} are shown
in Table I for the ac technique.

Modeled data are shown with solid lines in
Fig. 6(a) and (b), showing the expected dependence on
gate geometry and agreeing with the ac measured data, with
a relative error of ≤10%.

Higher thermal resistances for the GaN-based HEMTs under
study were obtained in [29] (35% higher than those obtained
with the ac conductance technique). In this case, as in [15],
the channel temperature under operation was obtained by
measuring the drain current negatively pulsing from various
bias conditions at the drain terminal when self-heating was
established through non-zero power dissipation. This could
lead to current collapse by trapping effects (the time constant
of trap emission is higher than the pulsewidth, 200 ns),
as indicated in [21], resulting in a lower drain current than
that due to SHEs, and therefore, a higher thermal resistance.
Finally, it is expected that the ac conductance method can be
applied similar to high-power HEMTs to extract the thermal
resistance without difficulty.

### V. Conclusion

The thermal resistance of GaN-based HEMTs on silicon has
been successfully measured using the ac conductance method.
Comparable results have been obtained with the pulsed mea-
surement method and 3-D thermal simulations for the HEMTs

### Table I

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>R_{tho} (°C-mm/W)</td>
<td>24.18</td>
</tr>
<tr>
<td>a (μm)</td>
<td>0.07</td>
</tr>
<tr>
<td>L_{o} (μm)</td>
<td>2.00</td>
</tr>
<tr>
<td>L_{ref} (μm)</td>
<td>-</td>
</tr>
</tbody>
</table>

Authorized licensed use limited to: UNIV DE LAS PALMAS. Downloaded on May 05,2022 at 09:27:16 UTC from IEEE Xplore. Restrictions apply.
whose channel is neither narrower than 100 μm nor longer than 3 μm. The dependencies of the thermal resistance on gate geometry (its reduction as both gate width and gate length expand, including narrow width effects) obtained in other technologies were observed and modeled for circuit-design purposes. In the case of the pulsed measurement method, negatively pulsing of the drain voltage has been avoided in order not to overestimate the thermal resistance by trapping effects.

**REFERENCES**


